International Rectifier


AUTOMOTIVE MOSFET


IRFP1405

HEXFET® Power MOSFET

Features


- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax





Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	160	
	Continuous Drain Current, V _{GS} @ 10V	110	Α
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	95	
I _{DM}	Pulsed Drain Current ①	640	
P _D @T _C = 25°C	Power Dissipation	310	W
	Linear Derating Factor	2.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy©	530	mJ
E _{AS} (Tested)	Single Pulse Avalanche Energy Tested Value ®	1060	
I _{AR}	Avalanche Current ①	See Fig.12a, 12b, 15, 16	Α
E _{AR}	Repetitive Avalanche Energy ©		mJ
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)	

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case *		0.49	
$R_{\theta cs}$	Case-to-Sink, Flat, Greased Surface	0.24		°C/W
$R_{\theta JA}$	Junction-to-Ambient *		40	

HEXFET® is a registered trademark of International Rectifier.

^{*} R_{θ} is measured at T_J approximately 90°C WWW.irf.com

International IOR Rectifier

IRFP1405 Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	55			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.058		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		4.2	5.3	mΩ	V _{GS} = 10V, I _D = 95A ③
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
gfs	Forward Transconductance	77			S	$V_{DS} = 25V, I_{D} = 95A$
I _{DSS}	Drain-to-Source Leakage Current	—		20	μΑ	$V_{DS} = 55V, V_{GS} = 0V$
				250		$V_{DS} = 55V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			200	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-200		V _{GS} = -20V
Q_g	Total Gate Charge		120	180		I _D = 95A
Q_{gs}	Gate-to-Source Charge		30		nC	$V_{DS} = 44V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	_	53		Ī	V _{GS} = 10V ③
t _{d(on)}	Turn-On Delay Time		12			$V_{DD} = 28V$
t _r	Rise Time		160		Ī	$I_D = 95A$
t _{d(off)}	Turn-Off Delay Time		140		ns	$R_G = 2.6 \Omega$
t _f	Fall Time		150			V _{GS} = 10V ③
L _D	Internal Drain Inductance		5.0			Between lead,
					nН	6mm (0.25in.)
L _S	Internal Source Inductance	_	13		Ī	from package
						and center of die contact
C _{iss}	Input Capacitance		5600			$V_{GS} = 0V$
C _{oss}	Output Capacitance		1310		1	$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance	_	350		pF	f = 1.0MHz
C _{oss}	Output Capacitance		6550		Ī	$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
C _{oss}	Output Capacitance		920		Ī	$V_{GS} = 0V, V_{DS} = 44V, f = 1.0MHz$
C _{oss} eff.	Effective Output Capacitance		1750		1	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 44V $

Source-Drain Ratings and Characteristics

Source-brain Natings and Characteristics						
	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			95		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			640		integral reverse
	(Body Diode) ①					p-n junction diode.
V_{SD}	Diode Forward Voltage		_	1.3	V	$T_J = 25$ °C, $I_S = 95$ A, $V_{GS} = 0$ V ③
t _{rr}	Reverse Recovery Time		70	110	ns	$T_J = 25$ °C, $I_F = 95$ A, $V_{DD} = 28$ V
Q _{rr}	Reverse Recovery Charge		170	260	nC	di/dt = 100A/μs ③
t _{on}	Forward Turn-On Time	Intrinsio	turn-or	time is	negligib	le (turn-on is dominated by LS+LD)

Notes:

2

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- $R_G = 25\Omega$, $I_{AS} = 95A$, $V_{GS} = 10V$. Part not recommended for use above this value.
- ③ Pulse width \leq 1.0ms; duty cycle \leq 2%.
- $\ensuremath{\mathfrak{G}}$ $\ensuremath{\text{C}}_{\text{oss}}$ eff. is a fixed capacitance that gives the same charging time as $C_{oss}\,\text{while}\,\,V_{DS}\,\text{is rising from 0 to 80\%}\,\,V_{DSS}$.
- $\textcircled{2} \text{ Limited by } T_{Jmax}, \text{ starting } T_J = 25^{\circ}\text{C}, \text{ L} = 0.12\text{mH} \textcircled{5} \text{ Limited by } T_{Jmax} \text{ , see Fig.12a, 12b, 15, 16 for typical repetitive }$ avalanche performance.
 - © This value determined from sample failure population. 100% tested to this value in production.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 2. Typical Output Characteristics




Fig 4. Typical Forward Transconductance Vs. Drain Current

IRFP1405 International Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10. Normalized On-Resistance Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFP1405 International Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. | Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit 6




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature www.irf.com




Fig 15. Typical Avalanche Current Vs. Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
- P_{D (ave)} = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16). t_{av} = Average time in avalanche.
 - D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \text{-BV-I}_{av} \text{)} = \triangle \text{T/Z}_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \text{-BV-Z}_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms

International **TOR** Rectifier

IRFP1405


TO-247AC Package Outline

Dimensions are shown in millimeters



TO-247AC Part Marking Information

Notes: This part marking information applies to devices produced before 02/26/2001 or for parts manufactured in GB.



ASSEMBLY LOT CODE

TO-247AC packages are not recommended for Surface Mount Application.

Data and specifications subject to change without notice.

This product has been designed and qualified for Automotive [Q101] market.

Qualification Standards can be found on IR's Web site.

YEAR 0 = 2000 WEEK 35



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/03

Note: For the most current drawings please refer to the IR website at: http://www.irf.com/package/