

**COMPUTER ARCHITECTURE (CS F342: PROJECT
DEMONSTRATION)**

GROUP MEMBERS WITH ID NUMBER:

1. ARYAMAN SEN (2022A3PS0667H)
2. VITTHAL TIWARY (2022A3PS0553H)
3. RAJAT PORWAL (2022A3PS0725H)
4. HARISH. R. RAMACHANDRAN (2022AAPS0310H)

GROUP NUMBER: 18

LAB SECTION: P2

SUBJECT: Computer Architecture: Project

**TOPIC: Pipelining- with appropriate Forwarding and
Data Hazard Detection Units**

CONTRIBUTION OF EACH MEMBER:

All members have contributed equally, and are equally knowledgeable and competent enough to explain any work or portion of the project, taking into account each individual's knowledge, as well as collective group effort.

PROBLEM STATEMENT:

Statement: Design a 5-stage pipeline RISC processor (with hazard detection and data forwarding unit as necessary) that can execute the following instructions:

0000 NOR reg1, reg2, reg3

0004 ADDI reg4, reg1, ECD1

0008 SUB reg6, reg4, reg5

0012 LW reg7, 9(reg8)

0016 XNOR reg10, reg9, reg7

The register file is initialized with the following data

reg2 = 437AC reg3 = 03EC2


reg5 = CE331 reg8 = 3

reg9 = 24442

SPECIFIED OPCODE FORMAT:

31	28	27	24	23	20	19	16	15	0
OPCODE	Dest Reg (WN)	Source Reg 1 (RN1)	Source Reg 2 (RN2)	Immediate value					

BLOCK DIAGRAM



HEXADECIMAL DECODING OF ALL INSTRUCTIONS
ACCORDING TO THE SPECIFIED OPCODE FORMAT:

1. NOR reg1, reg2, reg3

Hexadecimal representation of this instruction:

0000 0001 0010 0011 0000 0000 0000 0000*

2. ADDI reg4, reg1, ECD1

0001 0100 0100 0000 1110 1100 1101 0001

3. SUB reg6, reg4, reg5

0011 0110 0100 0101 0000 0000 0000 0000

4. LW reg7, 9(reg8)

0111 0111 1000 0000 0000000000001001

5. XNOR reg10, reg9, reg7

1111 1010 1001 0111 0000 0000 0000 0000

*** 0000 has been used to indicate values of fields that are not applicable (or can take arbitrary values) for each instruction, in accordance with the specific**

opcode format followed for all instructions specified as part of the problem statement.

FUNCTIONS OF ALL THE CORE PROCESSING UNITS:

- 1. Instruction Memory-** stores the program instructions in addressable memory locations. The memory address comes from the Program Counter (PC), and upon each clock cycle (CLK), it outputs the instruction at the current PC address. The RESET signal initializes the memory state, while EnIM (Enable Instruction Memory) activates or deactivates the memory based on pipeline conditions.
- 2. Adder-** a specialized arithmetic component that increments the Program Counter by 4 (for word-aligned instructions) to generate the next sequential instruction address. This value feeds back to the PC register for the next instruction fetch cycle, unless a branch or jump instruction alters the control flow.
- 3. Control Unit-** decodes each instruction to determine the required operations. It extracts operation codes and generates the appropriate control signals for the datapath components. These signals include ALU operation codes

(ALUOPC), memory operation signals (MR, MW), register write signals (WN, WD), and selectors for the various multiplexers. It also handles condition codes and status flags for conditional execution.

4. **Register Bank**-A bank of general-purpose registers that store temporary data during program execution. It has dual read ports that output the values of two source registers (RD1, RD2) simultaneously based on register addresses from the instruction. It also has a write port controlled by WN (Write Number, to select the destination register) and WD (Write Data, the actual data to be written). Writing occurs during the clock edge when write is enabled.

5. **ALU (Arithmetic Logic Unit)**-performs arithmetic and logical operations based on the ALU_Op and ALU_Src signals, based on the instruction. The inputs A and B come from multiplexers that select either direct register values or forwarded values from later pipeline stages. Operations include ADD, SUB, AND, OR, NOR, XNOR, and shifts. The ALU outputs the result of the Operation, labelled as output **Result**, and has a zero flag labelled **Zero**, normally used for branch decisions.

6. **ALU Control Unit**- generates specific ALU operation codes based on the FUNCT field (6-bit

functional field obtained from the the instruction) and the 2-bit ALUOp control signal. This allows the ALU to perform the precise operation required by the current instruction, whether it's an R-type, I-type, or any other instruction format.

7. **Hazard Detection Unit-** monitors instruction dependencies to identify situations where the pipeline must stall. It receives register information from current and preceding instructions (PC01inc input) and detects load-use hazards where an instruction tries to use data that hasn't yet been loaded from memory. When a hazard is detected, it asserts the stall signal (ST) to freeze parts of the pipeline and prevents the PC from incrementing, effectively inserting a bubble in the pipeline.

8. **Forwarding Unit-** detects and resolves data hazards caused by instruction dependencies in the pipeline. It compares the source register numbers (Rs and Rt) of the instruction in the execute stage with the destination registers of instructions in later pipeline stages (EX/MEM Register Rd and MEM/WB Register Rd). When a match is found, indicating that a previous instruction is producing a result needed by the current instruction, the

forwarding unit controls the multiplexers (FA and FB) to route the data directly from the pipeline registers rather than waiting for it to be written back to the register file. This unit has inputs from multiple pipeline registers and outputs control signals to the ALU input multiplexers, enabling execution to continue without unnecessary stalls.

9. **Data Memory**-stores program data (as opposed to instructions) in addressable memory locations. Address input comes from Mem_Addr (typically ALU Result), and data input/output happens through Write_Data and Read_Data ports respectively. Memory access is controlled by MR (Memory Read) and MW (Memory Write) signals, according to whether data is **read** from memory or **written** into memory. Memory operations are synchronized with the clock (CLK).

Values of control signals during each instruction:

1. 0000 NOR reg1, reg2, reg3

AluOp=00

AluSrc=0

MR=0

MW=0

EnIM=1

EnRW=1

MReg=0

RegDst=1

IFIDWRITE: 1 (allowed to write to IF/ID pipeline register)

FA: 0 (no forwarding needed for first source operand, reg2)

FB: 0 (no forwarding needed for second source operand, reg3)

PCWrite: 1 (PC can be incremented normally)

ST: 0 (no store operation)

2.0004 ADDI reg4, reg1, ECD1

AluOp=01

AluSrc=1

MR=0

MW=0

EnIM=1

EnRW=1

MReg=0

RegDst=1

IFIDWRITE: 1

FA: 2

FB: Not used

PCWrite: 1

ST: 0

3.0008 SUB reg6, reg4, reg5

AluOp=10

AluSrc=0

MR=0

MW=0

EnIM=1

EnRW=1

MReg=0

RegDst=1

IFIDWRITE: 1

FA: 1

FB: 0

PCWrite: 1

ST: 0

4.0012 LW reg7, 9(reg8)

AluOp=01

AluSrc=1

MR=1

MW=0

EnIM=1

EnRW=1

MReg=1

RegDst=0

IFIDWRITE: 1

FA: 0

FB: Not used

PCWrite: 1

ST: 0

5.0016 XNOR reg10, reg9, reg7

AluOp=11

AluSrc=0

MR=0

MW=0

EnIM=1

EnRW=1

MReg=0

RegDst=1

IFIDWRITE: 0

FA: 0

FB: 0

PCWrite: 0

ST: 0

Default values of the control signals:

AluOp=01

AluSrc=0

MR=0

MW=0

EnIM=1

EnRW=0

MReg=0

RegDst=0

IFIDWRITE: 1

FA: 0

FB: 0

PCWrite: 1

ST: 0

THE CODE

The top module:

```
1  `timescale 1ns / 1ps
2
3  module datapath(
4      input clk,rst,
5      output [7:0]Clk_Cycle
6  );
7      counter COUNTER(.clk(clk),
8                      .rst(rst),
9                      .count(Clk_Cycle));
10
11     wire AluSrc,MR,MW,MReg,EnIm,EnRW,IFIDWrite,PCWrite,ST,Zero;
12     wire [1:0]AluOp,FA,FB;
13     //Signals for IF ID
14     wire AluSrc_IF_ID,MR_IF_ID,MW_IF_ID,MReg_IF_ID,EnRW_IF_ID;
15     wire [1:0]AluOp_IF_ID;
16     //Signals for ID EX
17     wire AluSrc_ID_EX,MR_ID_EX,MW_ID_EX,MReg_ID_EX,EnRW_ID_EX;
18     wire [1:0]AluOp_ID_EX;
19     //Signals for EX MEM
20     wire MR_EX_MEM,MW_EX_MEM,MReg_EX_MEM,EnRW_EX_MEM;
21     //Signals for MEM WB
22     wire MReg_MEM_WB,EnRW_MEM_WB;
23     //Signals End
24
25     wire [31:0]pc_to_instr_mem;
26
27     reg_pc PC ( .clk(clk),
28                .rst(rst),
29                .PCWrite(PCWrite),
30                .pc_out(pc_to_instr_mem));
31
32     wire [31:0]Instruction_to_IF_ID;
33
34     mem_instr INSTRUCTION_MEMORY ( .EnIM(EnIm),
35                                    .Address(pc_to_instr_mem),
36                                    .Instruction(Instruction_to_IF_ID));
37
38     //Register for IF ID
39     wire [3:0]Opcode,reg_Rs_IF_ID,reg_Rt_IF_ID,reg_Rd_IF_ID;
40     //Register for ID EX
41     wire [3:0]reg_Rs_ID_EX,reg_Rt_ID_EX,reg_Rd_ID_EX,reg_dest_ID_EX;
42     //Register for EX MEM
43     wire [3:0]reg_Rd_EX_MEM;
44     //Register for MEM WB
45     wire [3:0]reg_Rd_MEM_WB;
46     //Registers Done
47
48     wire [15:0]Immediate;
49     wire [31:0]Imm_Extended,Imm_Extended_ID_EX;
50
51     if_id IF_ID ( .clk(clk),
52                  .rst(rst),
53                  .IF_ID_Write(IFIDWrite),
54                  .Instruction(Instruction_to_IF_ID),
55                  .Opcode(Opcode),
56                  .reg_dest(reg_Rd_IF_ID),
57                  .reg_source_1(reg_Rs_IF_ID),
58                  .reg_source_2(reg_Rt_IF_ID),
59                  .Immediate_value(Immediate));
```

```

61     hazard_detection_unit HDU ( .ID_EX_RegisterRd(reg_Rt_ID_EX),
62                                 .IF_ID_RegisterRs1(reg_Rs_IF_ID),
63                                 .IF_ID_RegisterRs2(reg_Rt_IF_ID),
64                                 .ID_EX_MemRead(MR_ID_EX),
65                                 .ST(ST),
66                                 .IFIDWrite(IFIDWrite),
67                                 .PCWrite(PCWrite));
68
69     control_unit CONTROL_UNIT ( .clk(clk),
70                                 .rst(rst),
71                                 .Opcode(Opcode),
72                                 .AluSrc(AluSrc),
73                                 .MW(MW),
74                                 .MR(MR),
75                                 .MReg(MReg),
76                                 .EnIM(EnIm),
77                                 .EnRW(EnRW),
78                                 .RegDst(RegDst),
79                                 .AluOp(AluOp));
80
81     mux_control_unit MUX_ST ( .AluSrc(AluSrc),
82                               .MW(MW),
83                               .MR(MR),
84                               .MReg(MReg),
85                               .EnRW(EnRW),
86                               .ST(ST),
87                               .AluOp(AluOp),
88                               .AluSrc_out(AluSrc_IF_ID),
89                               .MW_out(MW_IF_ID),
90                               .MR_out(MR_IF_ID),
91                               .MReg_out(MReg_IF_ID),
92                               .EnRW_out(EnRW_IF_ID),
93                               .AluOp_out(AluOp_IF_ID));
94
95     wire [31:0]Read_data_1,Read_data_2,Write_Data,Read_data_1_ID_EX,Read_data_2_ID_EX;
96
97     registers REGISTERS ( .clk(clk),
98                           .rst(rst),
99                           .EnRW(EnRW_MEM_WB),
100                          .reg_dest(reg_Rd_MEM_WB),
101                          .reg_source_1(reg_Rs_IF_ID),
102                          .reg_source_2(reg_Rt_IF_ID),
103                          .Write_data(Write_Data),
104                          .read_data_1(Read_data_1),
105                          .read_data_2(Read_data_2));
106
107     sign_extender SIGN_EXTEND (.offset(Immediate),
108                                .sign_ext_offset(Imm_Extended));
109
110     sign_extender SIGN_EXTEND (.offset(Immediate),
111                                .sign_ext_offset(Imm_Extended));
112
113     id_ex ID_EX ( .clk(clk),
114                  .rst(rst),
115                  .AluSrc(AluSrc_IF_ID),
116                  .MW(MW_IF_ID),
117                  .MR(MR_IF_ID),
118                  .MReg(MReg_IF_ID),
119                  .EnRW(EnRW_IF_ID),
120                  .AluOp(AluOp_IF_ID),
121                  .reg_data_1(Read_data_1),
122                  .reg_data_2(Read_data_2),
123                  .Imm_Extended(Imm_Extended),
124                  .if_id_reg_rs(reg_Rs_IF_ID),
125                  .if_id_reg_rt(reg_Rt_IF_ID),
126                  .if_id_reg_rd(reg_Rd_IF_ID),
127                  .AluSrc_out(AluSrc_ID_EX),
128                  .MW_out(MW_ID_EX),
129                  .MR_out(MR_ID_EX),
130                  .MReg_out(MReg_ID_EX),
131                  .EnRW_out(EnRW_ID_EX),
132                  .AluOp_out(AluOp_ID_EX),
133                  .reg_data_1_out(Read_data_1_ID_EX),
134                  .reg_data_2_out(Read_data_2_ID_EX),
135                  .Imm_Extended_out(Imm_Extended_ID_EX),
136                  .id_ex_reg_rs(reg_Rs_ID_EX),
137                  .id_ex_reg_rt(reg_Rt_ID_EX),
138                  .id_ex_reg_rd(reg_Rd_ID_EX));
139
140     wire [31:0]Alu_out,Alu_out_EX_MEM,Alu_out_MEM_WB,Mem_data,Mem_Data_MEM_WB,Alu_In_1,Alu_In_2,Alu_In_2_3Mux_2Mux;

```

```

139     mux_2_to_1_4_bit MUX3 ( .a(reg_Rd_ID_EX),
140                             .b(reg_Rt_ID_EX),
141                             .sel(MReg_ID_EX),
142                             .out(reg_dest_ID_EX));
143
144     forwarding_unit FORWARDING_UNIT ( .ID_EX_RegisterRs1(reg_Rs_ID_EX),
145                                       .ID_EX_RegisterRs2(reg_Rt_ID_EX),
146                                       .EX_MEM_RegisterRd(reg_Rd_EX_MEM),
147                                       .MEM_WB_RegisterRd(reg_Rd_MEM_WB),
148                                       .EX_MEM_RegWrite(EnRW_EX_MEM),
149                                       .MEM_WB_RegWrite(MReg_MEM_WB),
150                                       .ForwardA(FA),
151                                       .ForwardB(FB));
152
153     mux_3_to_1 MUX_3To1_1 ( .a(Read_data_1_ID_EX),
154                             .b(Write_Data),
155                             .c(Alu_out_EX_MEM),
156                             .sel(FA),
157                             .out(Alu_In_1));
158
159     mux_3_to_1 MUX_3To1_2 ( .a(Read_data_2_ID_EX),
160                             .b(Write_Data),
161                             .c(Alu_out_EX_MEM),
162                             .sel(FB),
163                             .out(Alu_In_2_Mux_2Mux));
164
165     mux_2_to_1 MUX1 ( .a(Alu_In_2_3Mux_2Mux),
166                      .b(Imm_Extended_ID_EX),
167                      .sel(AluSrc_ID_EX),
168                      .out(Alu_In_2));
169
170     arithmetic_logic_unit ALU ( .data_in_1(Alu_In_1),
171                                 .data_in_2(Alu_In_2),
172                                 .control(AluOp_ID_EX),
173                                 .zero(Zero),
174                                 .alu_out(Alu_out));
175
176     ex_mem EX_MEM ( .clk(clk),
177                    .rst(rst),
178                    .MW(MW_ID_EX),
179                    .MR(MR_ID_EX),
180                    .MReg(MReg_ID_EX),
181                    .EnRW(EnRW_ID_EX),
182                    .Alu_out_in(Alu_out),
183                    .id_ex_reg_rd(reg_dest_ID_EX),
184                    .ex_mem_reg_rd(reg_Rd_EX_MEM),
185                    .Alu_out_out(Alu_out_EX_MEM),
186                    .MW_out(MW_EX_MEM),
187                    .MR_out(MR_EX_MEM),
188                    .MReg_out(MReg_EX_MEM),
189                    .EnRW_out(EnRW_EX_MEM));
190
191     mem_data DATA_MEMORY ( .clk(clk),
192                             .rst(rst),
193                             .Address(Alu_out_EX_MEM),
194                             .Write_data(),
195                             .MR(MR_EX_MEM),
196                             .MW(MW_EX_MEM),
197                             .Mem_Data(Mem_data));
198
199     mem_wb MEM_WB ( .clk(clk),
200                    .rst(rst),
201                    .MReg(MReg_EX_MEM),
202                    .EnRW(EnRW_EX_MEM),
203                    .Alu_out_in(Alu_out_EX_MEM),
204                    .Mem_Data_in(Mem_data),
205                    .ex_mem_reg_rd(reg_Rd_EX_MEM),
206                    .MReg_out(MReg_MEM_WB),
207                    .EnRW_out(EnRW_MEM_WB),
208                    .mem_wb_reg_rd(reg_Rd_MEM_WB),
209                    .Alu_out_out(Alu_out_MEM_WB),
210                    .Mem_Data_out(Mem_Data_MEM_WB));
211
212     mux_2_to_1 MUX2 ( .a(Alu_out_MEM_WB),
213                      .b(Mem_Data_MEM_WB),
214                      .sel(MReg_MEM_WB),
215                      .out(Write_Data));
216
217
218 endmodule

```


Counter and mux initialisation

```
1  `timescale 1ns / 1ps
2
3  module mux_3_to_1(
4      input [31:0]a,b,c,
5      input [1:0]sel,
6      output reg [31:0]out
7  );
8      always@(*) begin
9          out<=(sel==2'b10)?c:(sel==2'b01)?b:a;
10     end
11 endmodule
12
13 module mux_2_to_1 (
14     input [31:0]a,b,
15     input sel,
16     output reg [31:0]out
17 );
18     always@(*) begin
19         out<=(sel)?b:a;
20     end
21
22 endmodule
23
24 module mux_2_to_1_4_bit (
25     input [3:0]a,b,
26     input sel,
27     output reg [3:0]out
28 );
29     always@(*) begin
30         out<=(sel)?b:a;
31     end
32
33 endmodule
34
35 module mux_control_unit(
36     input AluSrc,MW,MR,MReg,EnRW,ST,
37     input [1:0]AluOp,
38     output reg AluSrc_out,MW_out,MR_out,MReg_out,EnRW_out,
39     output reg [1:0]AluOp_out
40 );
41     always@(*) begin
42         if(ST) begin
43             AluSrc_out<=1'b0;
44             MW_out<=1'b0;
45             MR_out<=1'b0;
46             MReg_out<=1'b0;
47             EnRW_out<=1'b0;
48             AluOp_out<=2'd0;
49         end
50         else begin
51             AluSrc_out<=AluSrc;
52             MW_out<=MW;
53             MR_out<=MR;
54             MReg_out<=MReg;
55             EnRW_out<=EnRW;
56             AluOp_out<=AluOp;
57         end
58     end
59 endmodule
60
61 module counter (
62     input clk,
63     input rst,
64     output reg [7:0] count
65 );
66 
```

```

68  always @(posedge clk or posedge rst) begin
69      if (rst) begin
70          count <= 8'b0;
71      end else begin
72          count <= count + 1;
73      end
74  end
75
76  endmodule

```

Program counter register:

```

1  `timescale 1ns / 1ps
2
3  module reg_pc(
4      input clk,rst,PCWrite,
5      output [31:0]pc_out
6  );
7      reg [31:0] pc_reg;
8
9      always @(posedge clk or posedge rst) begin
10         if (rst) begin
11             pc_reg <= 32'd0; // Reset PC to the beginning of memory (address 0)
12         end else if (PCWrite) begin
13             pc_reg <= pc_reg + 32'd4; // Increment PC by 4 (assuming byte addressing)
14         end
15         // If PCWrite is low, the PC holds its current value
16     end
17
18     assign pc_out = pc_reg; // Output the current PC value
19 endmodule

```

Instruction memory:

```

1  `timescale 1ns / 1ps
2
3  module mem_instr(
4      input EnIM,
5      input [31:0]Address,
6      output reg [31:0]Instruction
7  );
8      integer i;
9      reg [7:0]Instruction_Memory[0:255];
10     initial begin
11         Instruction_Memory[3]=8'h01;Instruction_Memory[2]=8'h23;Instruction_Memory[1]=8'h00;Instruction_Memory[0]=8'h00;
12         Instruction_Memory[7]=8'h14;Instruction_Memory[6]=8'h10;Instruction_Memory[5]=8'hEC;Instruction_Memory[4]=8'hD1;
13         Instruction_Memory[11]=8'h36;Instruction_Memory[10]=8'h45;Instruction_Memory[9]=8'h00;Instruction_Memory[8]=8'h00;
14         Instruction_Memory[15]=8'h70;Instruction_Memory[14]=8'h87;Instruction_Memory[13]=8'h00;Instruction_Memory[12]=8'h05;
15         Instruction_Memory[19]=8'hFA;Instruction_Memory[18]=8'h97;Instruction_Memory[17]=8'h00;Instruction_Memory[16]=8'h00;
16         for(i=20;i<256;i=i+1) begin
17             Instruction_Memory[i]=8'd0;
18         end
19     end
20     always@(*) begin
21         if (EnIM)begin
22             Instruction<={Instruction_Memory[Address+3],Instruction_Memory[Address+2],Instruction_Memory[Address+1],Instruction_Memory[Address]};
23         end
24     end
25 endmodule

```

IF/ID interface:

```
1  `timescale 1ns / 1ps
2
3  module if_id(
4      input clk,rst,IF_ID_Write,
5      input [31:0] Instruction,
6      output reg [3:0]Opcode,reg_dest,reg_source_1,reg_source_2,
7      output reg [15:0]Immediate_value
8  );
9      always@(posedge clk or posedge rst) begin
10         if(rst) begin
11             Opcode<=4'd0;
12             reg_dest<=4'd0;
13             reg_source_1<=4'd0;
14             reg_source_2<=4'd0;
15             Immediate_value<=16'd0;
16         end
17         else if (IF_ID_Write) begin
18             Opcode<=Instruction[31:28];
19             reg_dest<=Instruction[27:24];
20             reg_source_1<=Instruction[23:20];
21             reg_source_2<=Instruction[19:16];
22             Immediate_value<=Instruction[15:0];
23         end
24     end
25 endmodule
```

Hazard Detection unit:

```
1  `timescale 1ns / 1ps
2
3  module hazard_detection_unit(
4      input [3:0] ID_EX_RegisterRd, /* Destination register in the ID/EX Pipeline register of the previous instruction*/
5      input [3:0] IF_ID_RegisterRs1, /* One source register of the current instruction in the IF/ID pipeline register */
6      input [3:0] IF_ID_RegisterRs2, /* Second source register of the current instruction in the IF/ID pipeline register */
7      input ID_EX_MemRead, /* This is used to check whether the instruction in the instructions set is a load instruction or not */
8      output reg ST, /* This effectively performs the stall operation, wherein all the other control signals are
9      initialized/brought back to zero */
10     output reg IFIDWrite, /* This control signal is used to flush changes in the IF/ID pipeline register */
11     output reg PCWrite /* This is used to disable PC changes */
12 );
13
14     // Load-use hazard detection
15     always @(*) begin
16         // Default values - no hazard detected
17         ST = 1'b0;
18         IFIDWrite = 1'b1; // Enable IF/ID register updates
19         PCWrite = 1'b1; // Enable PC updates
20
21         // Load-use hazard: When a load instruction is followed by an instruction that uses the loaded data
22         // In our instruction set, this occurs between LW and XNOR
23         if (ID_EX_MemRead &&
24             ((ID_EX_RegisterRd == IF_ID_RegisterRs1) || (ID_EX_RegisterRd == IF_ID_RegisterRs2))) begin
25             ST = 1'b1; // We activate the stall signal over here //
26             IFIDWrite = 1'b0; // Disable further updates in IF/ID
27             PCWrite = 1'b0; // Disable updates in PC by not allowing it to fetch a new instruction or increment //
28         end
29     end
30 endmodule
```

Control unit:

```
1  `timescale 1ns / 1ps
2
3  module control_unit(
4      input clk, rst,
5      input [3:0]Opcode,
6      output reg AluSrc,MW,MR,MReg,EnIM,EnRW,RegDst,
7      output reg [1:0]AluOp
8  );
9
10     parameter NOR=4'b0000;
11     parameter ADDI=4'b0001;
12     parameter LW=4'b0111;
13     parameter SUB=4'b0011;
14     parameter XNOR=4'b1111;
15
16     always @(posedge clk or posedge rst) begin
17         if (rst) begin
18             EnIM = 1'b0;
19             EnRW = 1'b0;
20         end
21         else begin
22             EnIM = 1'b1;
23             EnRW = 1'b1;
24         end
25     end
26
27     always@(*) begin
28         if(Opcode==NOR) begin
29             AluOp<=2'b00;
30             AluSrc<=1'b0;
31             EnIM = 1'b1;
32             EnRW = 1'b1;
33             MR<=1'b0;
34             MW<=1'b0;
35             MReg<=1'b0;
36             RegDst<=1'b1;
37         end
38         else if(Opcode==ADDI)begin
39             AluOp<=2'b01;
40             AluSrc<=1'b1;
41             EnIM = 1'b1;
42             EnRW = 1'b1;
43             MR<=1'b0;
44             MW<=1'b0;
45             MReg<=1'b0;
46             RegDst<=1'b1;
47         end
48         else if(Opcode==LW)begin
49             AluOp<=2'b01;
50             AluSrc<=1'b1;
51             EnIM = 1'b1;
52             EnRW = 1'b1;
53             MR<=1'b1;
54             MW<=1'b0;
55             MReg<=1'b1;
56             RegDst<=1'b0;
57         end
58     end
```

```

57 end
58 else if (Opcode==SUB) begin
59     AluOp<=2'b10;
60     AluSrc<=1'b0;
61     EnIM = 1'b1;
62     EnRW = 1'b1;
63     MR<=1'b0;
64     MW<=1'b0;
65     MReg<=1'b0;
66     RegDst<=1'b1;
67 end
68 else if (Opcode==XNOR) begin
69     AluOp<=2'b11;
70     AluSrc<=1'b0;
71     EnIM = 1'b1;
72     EnRW = 1'b1;
73     MR<=1'b0;
74     MW<=1'b0;
75     MReg<=1'b0;
76     RegDst<=1'b1;
77 end
78 else begin
79     AluOp<=2'b01;
80     AluSrc<=1'b0;
81     EnIM = 1'b1;
82     EnRW = 1'b1;
83     MR<=1'b0;
84     MW<=1'b0;
85     MReg<=1'b0;
86     RegDst<=1'b0;
87 end
88
89 end
90 endmodule

```

Register File:

```
1 | `timescale 1ns / 1ps
2 |
3 | module registers(
4 |     input clk,rst,EnRW,
5 |     input [3:0] reg_dest,reg_source_1,reg_source_2,
6 |     input [31:0]Write_data,
7 |     output reg [31:0]read_data_1,read_data_2
8 | );
9 |     integer i;
10 |     reg [31:0]registers[0:15];
11 |
12 |     initial begin
13 |         registers[0]=32'd0;
14 |         registers[1]=32'd0;
15 |         registers[2]=32'h000437ac;
16 |         registers[3]=32'h00003ec2;
17 |         registers[4]=32'd0;
18 |         registers[5]=32'h000ce331;
19 |         registers[6]=32'd0;
20 |         registers[7]=32'd0;
21 |         registers[8]=32'd3;
22 |         registers[9]=32'h00024442;
23 |         for(i=10;i<16;i=i+1) begin
24 |             registers[i]=i+1;
25 |         end
26 |     end
27 |
28 |     always@(*) begin
29 |         if(rst) begin
30 |             read_data_1<=32'd0;
31 |             read_data_2<=32'd0;
32 |         end
33 |         else begin
34 |             read_data_1<=registers[reg_source_1];
35 |             read_data_2<=registers[reg_source_2];
36 |         end
37 |     end
38 |     always@(negedge clk) begin
39 |         if(EnRW) begin
40 |             registers[reg_dest]<=Write_data;
41 |         end
42 |     end
43 | endmodule
```

Sign Extender:

```
1  `timescale 1ns / 1ps
2
3  module sign_extender(
4      input [15:0] offset,
5      output reg [31:0] sign_ext_offset
6  );
7
8      always @(*) begin
9          sign_ext_offset = {{16{offset[15]}}}, offset};
10     end
11
12 endmodule
```

ID/EX interface:

```
1  `timescale 1ns / 1ps
2
3  module id_ex(
4      input clk,rst,AluSrc,MW,MR,MReg,EnRW,
5      input [1:0]AluOp,
6      input [31:0] reg_data_1,reg_data_2,Imm_Extended,
7      input [3:0]if_id_reg_rs,if_id_reg_rt,if_id_reg_rd,
8      output reg AluSrc_out,MW_out,MR_out,MReg_out,EnRW_out,
9      output reg [1:0]AluOp_out,
10     output reg [31:0] reg_data_1_out,reg_data_2_out,Imm_Extended_out,
11     output reg [3:0]id_ex_reg_rs,id_ex_reg_rt,id_ex_reg_rd
12 );
13     always@(posedge clk or posedge rst) begin
14         if(rst) begin
15             AluSrc_out<=1'b0;
16             MW_out<=1'b0;
17             MR_out<=1'b0;
18             MReg_out<=1'b0;
19             EnRW_out<=1'b0;
20             AluOp_out<=2'd0;
21             reg_data_1_out<=32'd0;
22             reg_data_2_out<=32'd0;
23             id_ex_reg_rs<=4'd0;
24             id_ex_reg_rt<=4'd0;
25             id_ex_reg_rd<=4'd0;
26             Imm_Extended_out<=32'd0;
27         end
```

```

28     else begin
29         AluSrc_out<=AluSrc;
30         MW_out<=MW;
31         MR_out<=MR;
32         MReg_out<=MReg;
33         EnRW_out<=EnRW;
34         AluOp_out<=AluOp;
35         reg_data_1_out<=reg_data_1;
36         reg_data_2_out<=reg_data_2;
37         id_ex_reg_rs<=if_id_reg_rs;
38         id_ex_reg_rt<=if_id_reg_rt;
39         id_ex_reg_rd<=if_id_reg_rd;
40         Imm_Extended_out<=Imm_Extended;
41     end
42 end
43 endmodule

```

Forwarding unit:

```

1  `timescale 1ns / 1ps
2
3  module forwarding_unit(
4      // Source registers from ID/EX stage
5      input [3:0] ID_EX_RegisterRs1, // First source register in ID/EX stage
6      input [3:0] ID_EX_RegisterRs2, // Second source register in ID/EX stage
7
8      // Destination registers from later pipeline stages
9      input [3:0] EX_MEM_RegisterRd, // Destination register in EX/MEM stage
10     input [3:0] MEM_WB_RegisterRd, // Destination register in MEM/WB stage
11
12     // Control signals indicating register write operations
13     input EX_MEM_RegWrite, // Register write in EX/MEM stage
14     input MEM_WB_RegWrite, // Register write in MEM/WB stage
15
16     // Forwarding control outputs
17     output reg [1:0] ForwardA, // Forwarding control for first ALU operand
18     output reg [1:0] ForwardB // Forwarding control for second ALU operand
19 );
20 initial begin
21     ForwardA = 2'b00;
22     ForwardB = 2'b00;
23 end

```



```

25 always @(*) begin
26     // ForwardA logic (for first ALU input - Rs1)
27     if (EX_MEM_RegWrite &&
28         (EX_MEM_RegisterRd != 0) &&
29         (EX_MEM_RegisterRd == ID_EX_RegisterRs1)) begin
30         // EX hazard - forward from EX/MEM pipeline register
31         ForwardA = 2'b10; // Select value from EX/MEM stage
32     end
33     else if (MEM_WB_RegWrite &&
34         (MEM_WB_RegisterRd != 0) &&
35         (MEM_WB_RegisterRd == ID_EX_RegisterRs1)) begin
36         // MEM hazard - forward from MEM/WB pipeline register
37         ForwardA = 2'b01; // Select value from MEM/WB stage
38     end
39     else begin
40         // No forwarding needed
41         ForwardA = 2'b00; // Select original value from register file
42     end

44     // ForwardB logic (for second ALU input - Rs2)
45     if (EX_MEM_RegWrite &&
46         (EX_MEM_RegisterRd != 0) &&
47         (EX_MEM_RegisterRd == ID_EX_RegisterRs2)) begin
48         // EX hazard - forward from EX/MEM pipeline register
49         ForwardB = 2'b10; // Select value from EX/MEM stage
50     end
51     else if (MEM_WB_RegWrite &&
52         (MEM_WB_RegisterRd != 0) &&
53         (MEM_WB_RegisterRd == ID_EX_RegisterRs2)) begin
54         // MEM hazard - forward from MEM/WB pipeline register
55         ForwardB = 2'b01; // Select value from MEM/WB stage
56     end
57     else begin
58         // No forwarding needed
59         ForwardB = 2'b00; // Select original value from register file
60     end
61 end
62 endmodule

```

Arithmetic Logic Unit:

```
1  `timescale 1ns / 1ps
2
3  module arithmetic_logic_unit(
4      input [31:0] data_in_1, data_in_2,
5      input [1:0] control,
6      output reg zero,
7      output reg [31:0] alu_out
8  );
9
10 always @(*) begin
11     case (control)
12         2'b00 : alu_out <= ~(data_in_1 | data_in_2);
13         2'b01 : alu_out <= (data_in_1 + data_in_2);
14         2'b10 : alu_out <= (data_in_1 - data_in_2);
15         2'b11 : alu_out <= ~(data_in_1 ^ data_in_2);
16     endcase
17     zero <= (alu_out == 32'd0) ? 1 : 0;
18 end
19 endmodule
```

EX/MEM interface:

```
1  `timescale 1ns / 1ps
2
3  module ex_mem(
4      input clk, rst, MW, MR, MReg, EnRW,
5      input [31:0] Alu_out_in,
6      input [3:0] id_ex_reg_rd,
7      output reg [3:0] ex_mem_reg_rd,
8      output reg [31:0] Alu_out_out,
9      output reg MW_out, MR_out, MReg_out, EnRW_out
10 );
11 always@(posedge clk or posedge rst) begin
12     if(rst) begin
13         MW_out<=1'b0;
14         MR_out<=1'b0;
15         MReg_out<=1'b0;
16         EnRW_out<=1'b0;
17         Alu_out_out<=32'd0;
18         ex_mem_reg_rd<=4'd0;
19     end
20     else begin
21         MW_out<=MW;
22         MR_out<=MR;
23         MReg_out<=MReg;
24         EnRW_out<=EnRW;
25         Alu_out_out<=Alu_out_in;
26         ex_mem_reg_rd<=id_ex_reg_rd;
27     end
28 end
29 endmodule
```

Data memory:

```
1  `timescale 1ns / 1ps
2
3  module mem_data(
4      input clk,rst,
5      input [31:0]Address,Write_data,
6      input MR,MW,
7      output reg [31:0]Mem_Data
8  );
9      integer i;
10     reg [7:0]Data_Memory[0:15];
11
12     initial begin
13         for(i=0;i<256;i=i+1) begin
14             Data_Memory[i]<=i+1;
15         end
16     end
17     always@(posedge clk or posedge rst) begin
18         if(MW) begin
19             {Data_Memory[Address + 3], Data_Memory[Address + 2], Data_Memory[Address + 1], Data_Memory[Address]} <= Write_data;
20         end
21     end
22     always@(*) begin
23         if(MR) begin
24             Mem_Data <= {Data_Memory[Address + 3], Data_Memory[Address + 2], Data_Memory[Address + 1], Data_Memory[Address]};
25         end
26     end
27 endmodule
```

MEM/WB interface:


```
1  `timescale 1ns / 1ps
2
3  module mem_wb(
4      input clk,rst,MReg,EnRW,
5      input [31:0]Alu_out_in,Mem_Data_in,
6      input [3:0]ex_mem_reg_rd,
7      output reg MReg_out,EnRW_out,
8      output reg [3:0]mem_wb_reg_rd,
9      output reg [31:0]Alu_out_out,Mem_Data_out
10  );
11     always@(posedge clk or posedge rst) begin
12         if(rst) begin
13             MReg_out<=1'b0;
14             EnRW_out<=1'b0;
15             Alu_out_out<=32'd0;
16             Mem_Data_out<=32'd0;
17             mem_wb_reg_rd<=4'd0;
18         end
19         else begin
20             MReg_out<=MReg;
21             EnRW_out<=EnRW;
22             Alu_out_out<=Alu_out_in;
23             Mem_Data_out<=Mem_Data_in;
24             mem_wb_reg_rd<=ex_mem_reg_rd;
25         end
26     end
27 endmodule
```

Testbench:


```
3 module datapath_tb;
4
5     reg clk;
6     reg rst;
7     wire [7:0] Clk_Cycle;
8
9     datapath DUT (
10         .clk(clk),
11         .rst(rst),
12         .Clk_Cycle(Clk_Cycle)
13     );
14
15     always begin
16         #5 clk = ~clk;
17     end
18
19     initial begin
20         clk = 0;
21         rst = 0;
22         rst = 1;
23         #10;
24         rst = 0;
25         #95;
26
27         $stop;
28     end
29
30     initial begin
31         $monitor("Time = %0t, Clk_Cycle = %b", $time, Clk_Cycle);
32     end
33
34 endmodule
```

RESULT WAVEFORMS


All control signals and clock initialization:



The Register data flow:



The register data:



The data memory:

