## JSS Mahavidyapeetha Sri Jayachamarajendra College of Engineering Department of Electronics & Communication

## **LESSON PLAN**

Teacher : Halesh M. R Semester Starting on: 08.03.2021 Class & Section: VI semester E&C 'A & B' Section Semester Ending on: 26.06.2021

Subject with Code: CMOS VLSI Circuits— EC630

Session Nos.	Topics to be covered	Reference
1	Introduction to the subject and brief about COs	
2	Unit 1: Introduction to VLSI – A Brief History	Book. 1: Chapter 1
3	MOS Transistors	<b>Book. 1:</b> 1.3
4	CMOS Logic	<b>Book. 1:</b> 1.4
5	CMOS fabrication and Layout	<b>Book. 1:</b> 1.5
6	VLSI Design Flow	<b>Book. 1:</b> 1.6
7	VLSI Fabrication	<b>Book. 1:</b> 1.7
8	Packaging, and testing	<b>Book. 1:</b> 1.7
9	Unit 2: MOS Transistor Theory	Book. 1: Chapter 2
10	Ideal I-V Characteristics	Book. 1: 2.2
11	Ideal I-V Characteristics continued	''
12	C-V Characteristics	Book. 1: 2.3
13	Non ideal I-V Effects	Book. 1: 2.4
14	Non ideal I-V Effects continued	''
15	DC Transfer Characteristics	<b>Book. 1:</b> 2.5
16	Switch - level RC Delay Models	<b>Book. 1:</b> 2.6
17	Unit 3: Circuit Characterization Introduction	Book. 1: Chapter 4

Performance Estimation Introduction	<b>Book. 1:</b> 4.1
Delay Estimation	<b>Book. 1:</b> 4.2
Logical effort and transistor sizing	<b>Book. 1:</b> 4.3
Power Dissipation	Book. 1: 4.4
Interconnect	<b>Book. 1:</b> 4.5
Design Margin	<b>Book. 1:</b> 4.6
Reliability	Book. 1: 4.7
Unit 4: Combinational and Sequential circuit design	<b>Book. 4:</b> Chap. 7 & 8
Combinational MOS Logic Circuits	<b>Book. 4:</b> Chapter 7.3
Complex Logic Circuits	<b>Book. 4:</b> Chapter 7.4
Sequential MOS Logic Circuits - SR Latch Circuit	<b>Book. 4:</b> Chapter 8.3
Clocked Latch and Flip-Flop Circuits	<b>Book. 4:</b> Chapter 8.4
Clocked Latch and Flip-Flop Circuits continue.	''
CMOS D-Latch and Edge-Triggered Flip-Flop	<b>Book. 4:</b> Chapter 8.5
CMOS D-Latch and Edge-Triggered Flip-Flop continue.	
Unit 5: Dynamic Logic Circuits	<b>Book. 4:</b> Chapter 9
Voltage Bootstrapping	<b>Book. 4:</b> Chapter 9.3
Synchronous Dynamic Circuit Techniques	<b>Book. 4:</b> Chapter 9.4
High-Performance Dynamic CMOS Circuits	Book. 4: Chapter 9.5
Semiconductor Memories	Book. 4: Chapter 10
	Delay Estimation  Logical effort and transistor sizing  Power Dissipation  Interconnect  Design Margin  Reliability  Unit 4: Combinational and Sequential circuit design  Combinational MOS Logic Circuits  Complex Logic Circuits  Sequential MOS Logic Circuits - SR Latch Circuit  Clocked Latch and Flip-Flop Circuits  Clocked Latch and Flip-Flop Circuits continue.  CMOS D-Latch and Edge-Triggered Flip-Flop  CMOS D-Latch and Edge-Triggered Flip-Flop continue.  Unit 5: Dynamic Logic Circuits  Voltage Bootstrapping  Synchronous Dynamic Circuit Techniques  High-Performance Dynamic CMOS Circuits

38	Read-Only Memory (ROM) Circuits	<b>Book. 4:</b> Chapter 10.2
39	Static Read-Write Memory (SRAM) Circuits	<b>Book. 4:</b> Chapter 10.3
40	Dynamic Read-Write Memory (DRAM) Circuits	<b>Book. 4:</b> Chapter 10.4

## E-Resource

- 1 https://youtu.be/Gv5fESGW2Ms?list=PLNhFkFk6qEgLxC8XgE38cYNgl1wldYxXZ
- **2** https://youtu.be/IRpt1fCHd8Y?list=PLCmoXVuSEVHIEJi3SwdyJ4EICffuyqpjk
- **3** https://youtu.be/o9vEnzLL-lY?list=PLojsqdblzJGQtub91c4fF-TcCdzVYAInM

Signature of Teacher

Signature of HOD/Chair Person