

JSS Mahavidyapeetha  
Sri Jayachamarajendra College of Engineering  
Department of Electronics & Communication

**LESSON PLAN**

Teacher : **Halesh M. R**  
Class & Section : **VI semester E&C 'A & B' Section**  
Subject with Code: **CMOS VLSI Circuits– EC630**

Semester Starting on: **08.03.2021**  
Semester Ending on: **26.06.2021**

<b>Session Nos.</b>	<b>Topics to be covered</b>	<b>Reference</b>
1	<b>Introduction to the subject and brief about COs</b>	----
2	<b>Unit 1:</b> Introduction to VLSI – A Brief History	<b>Book. 1:</b> Chapter 1
3	MOS Transistors	<b>Book. 1:</b> 1.3
4	CMOS Logic	<b>Book. 1:</b> 1.4
5	CMOS fabrication and Layout	<b>Book. 1:</b> 1.5
6	VLSI Design Flow	<b>Book. 1:</b> 1.6
7	VLSI Fabrication	<b>Book. 1:</b> 1.7
8	Packaging, and testing	<b>Book. 1:</b> 1.7
9	<b>Unit 2:</b> MOS Transistor Theory	<b>Book. 1:</b> Chapter 2
10	Ideal I-V Characteristics	<b>Book. 1:</b> 2.2
11	Ideal I-V Characteristics continued..	----‘’----
12	C-V Characteristics	<b>Book. 1:</b> 2.3
13	Non ideal I-V Effects	<b>Book. 1:</b> 2.4
14	Non ideal I-V Effects continued	----‘’----
15	DC Transfer Characteristics	<b>Book. 1:</b> 2.5
16	Switch - level RC Delay Models	<b>Book. 1:</b> 2.6
17	<b>Unit 3:</b> Circuit Characterization Introduction	<b>Book. 1:</b> Chapter 4

18	Performance Estimation Introduction	<b>Book. 1:</b> 4.1
19	Delay Estimation	<b>Book. 1:</b> 4.2
20	Logical effort and transistor sizing	<b>Book. 1:</b> 4.3
21	Power Dissipation	<b>Book. 1:</b> 4.4
22	Interconnect	<b>Book. 1:</b> 4.5
23	Design Margin	<b>Book. 1:</b> 4.6
24	Reliability	<b>Book. 1:</b> 4.7
25	<b>Unit 4:</b> Combinational and Sequential circuit design	<b>Book. 4:</b> Chap. 7 & 8
26	Combinational MOS Logic Circuits	<b>Book. 4:</b> Chapter 7.3
27	Complex Logic Circuits	<b>Book. 4:</b> Chapter 7.4
28	Sequential MOS Logic Circuits - SR Latch Circuit	<b>Book. 4:</b> Chapter 8.3
29	Clocked Latch and Flip-Flop Circuits	<b>Book. 4:</b> Chapter 8.4
30	Clocked Latch and Flip-Flop Circuits continue.	----‘’----
31	CMOS D-Latch and Edge-Triggered Flip-Flop	<b>Book. 4:</b> Chapter 8.5
32	CMOS D-Latch and Edge-Triggered Flip-Flop continue.	----‘’----
33	<b>Unit 5: Dynamic Logic Circuits</b>	<b>Book. 4:</b> Chapter 9
34	Voltage Bootstrapping	<b>Book. 4:</b> Chapter 9.3
35	Synchronous Dynamic Circuit Techniques	<b>Book. 4:</b> Chapter 9.4
36	High-Performance Dynamic CMOS Circuits	<b>Book. 4:</b> Chapter 9.5
37	Semiconductor Memories	<b>Book. 4:</b> Chapter 10

38	Read-Only Memory (ROM) Circuits	<b>Book. 4:</b> Chapter 10.2
39	Static Read-Write Memory (SRAM) Circuits	<b>Book. 4:</b> Chapter 10.3
40	Dynamic Read-Write Memory (DRAM) Circuits	<b>Book. 4:</b> Chapter 10.4

## E-Resource

- 1 <https://youtu.be/Gv5fESGW2Ms?list=PLNhFkFk6qEgLC8XgE38cYNgI1wldYxXZ>
- 2 <https://youtu.be/lRpt1fCHd8Y?list=PLCmoXVuSEVHIEJi3SwdyJ4EICffuyqpjk>
- 3 <https://youtu.be/o9vEnzLL-IY?list=PLojsqdblzJGQtub91c4fF-TcCdzVYAInM>

Signature of Teacher

Signature of HOD/Chair Person