{"payload":{"header_redesign_enabled":false,"results":[{"id":"367408693","archived":false,"color":"#DAE1C2","followers":0,"has_funding_file":false,"hl_name":"Vivek-Dave/UVM_Testbench_For_Adder_Subtractor","hl_trunc_description":"A Complete UVM TestBench For Verification Of Adder And Subtractor (Unsigned)","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":367408693,"name":"UVM_Testbench_For_Adder_Subtractor","owner_id":82656806,"owner_login":"Vivek-Dave","updated_at":"2021-05-15T02:17:49.199Z","has_issues":true}},"sponsorable":false,"topics":["coverage","verification","scoreboard","uvm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":104,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AVivek-Dave%252FUVM_Testbench_For_Adder_Subtractor%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/Vivek-Dave/UVM_Testbench_For_Adder_Subtractor/star":{"post":"A8izZWa5d9rrdYkP1ABNBq0ieGyl0Q89xb-48KYqqyrcATc6U9dDTLQ0Ti1w3lHv1orVHcoFnkuWgacSbYjBQg"},"/Vivek-Dave/UVM_Testbench_For_Adder_Subtractor/unstar":{"post":"9HsDGlyA1t3TS8fHPinJPCJBg2zm7D9SH3z-qKQj3f8RKdiNsD22UBy_Im_vMi7ItXo_SFNlJWg9dLj3G1jgjg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GAVOCtKHs4VbN8mL7rkijzqHNvzMx2pdZ9Z8_-OKsR15oHJ12hm01bX2BhIhE2XLkd2o78i9Y35llf74McdLMQ"}}},"title":"Repository search results"}