ECE 2162 Tomasulo Algorithm

Aditya Pawar[†], Manisha Mondal[†], and Vivswan Shah[†]

†These authors contributed equally to this work, *corresponding email: adp110@pitt.edu, manisha.mondal@pitt.edu, and vivswanshah@pitt.edu

System Requirements:

- A system with installed Python 3.7 or higher.

Instructions to run the code:

- 1. Make sure you meet the system requirements.
- 2. Add the test code to the "unit_tests" folder in a text document with a name of "test_{index}.txt" (where index is a whole number).
- 3. In the "main. py" in the project root directory, make sure to add you index number to the list at the main section at the bottom of the python file (shown in Figure 1), so that it is executed by passing to "run_test_code" function in the same file.

```
if __name__ == '__main__':
    for i in [1, 2, 3, 4, 5, 6]:
        run_test_code(i)
```

Figure 1. Code from "main.py"

- 4. Run "main. py" in the project root directory using Python 3.7 or higher.
- 5. The result of the executable will be display in the console and in the "result_{index}. txt" in the "result" folder, given there is no error with the test code (like division by zero, accessing memory address not divisible by 4, wrong argument for any instruction etc.)

Test Code Layout:

- Sample test codes can be found in "unit_codes" folder.
- #: create a comment in code
- \$: `\$ {name} = {value}`

It is used to assign the value to integer register (R*), float register (F*), memory (MEM[*]), and the parameters of the program (these parameters are list in "parameter.txt" with their default values)

- !: `! {name} = {value}`

It is used to check the value of the integer register (R*), float register (F*), memory (MEM[*]), and total number of cycles after the execution of the code.

Note: All '#', '\$', and '!' must be at the beginning of the line. All '\$' and '!' must be before all the instruction code.

Team Members:

- Aditya Pawar: Implementation of Tomasulo algorithm, Branch Prediction and Speculation recovery.
- Manisha Modal: Implementation of Tomasulo algorithm and Test Benching.
- *Vivswan Shah*: Implementation of Tomasulo algorithm, Memory load/store Forwarding and Speculation recovery.

```
Running Test Case 1...
                # Straight-line base cases where no dependencies exist among instructions
\$ Mem[4] = 2.3
$ R1 = 4
$ R2 = 20
$ R3 = 12
$ R4 = 9
$ R5 = 13
$ R6 = 8
$ R7 = 5
$ R8 = 9
$ F2 = 7.3
$ F3 = 1.8
$ F4 = 3.5
$ F5 = 4.6
$ F6 = 4.5
$ F7 = 1.5
$ F8 = 2.5
! F1 = 2.3
! MEM[20] = 7.3
! R9 = 21
! R10 = 5
! R11 = 3
! R12 = 1
! F9 = 5.3
! F10 = 0.1
! F11 = 3.75
# Load/Store instructions
LD F1, 0 (R1)
SD F2, 0 (R2)
# Integer instructions
ADD R9, R3, R4
ADDI R10, R5, -8
SUB R11, R6, R7
SUBI R12, R8, 8
# Floating Addition/Subtraction Point instructions
ADDD F9, F3, F4
SUBD F10, F5, F6
# Floating Multiplication instructions MULTD F11, F7, F8
```

							Execu	Execution									
Counter	Index	Inst	ruction		Issue	Execute	e Memor	y Wri	te Back	Commit	Result	Extra I	nfo	Operands			
0	0		1, 0 (R1)		1	2	3-6	7		8	2.300	M: 4		['ROB1', 0,			
1 2	1 2		2, 0 (R2) R9, R3, R4		2 3	3 4	9-12	5		9-12 10	NULL 21	M: 20		[7.3, 0, 20] ['ROB2', 12]			
3	3	ADDI	R10, R5, -		4	5		6		11	5			['ROB3', 13,	, -8]		
4 5	4 5		R11, R6, R7 R12, R8, 8		5 6	6 7		8 9		12 13	3 1			['ROB4', 8, ['ROB5', 9,			
6	6	ADDD	F9, F3, F4	í	7	8-10		11		14	5.300			['ROB6', 1.8	8, 3.5]		
7 8	7 8		F10, F5, F D F11, F7,		8 9	9-11 10-29		12 30		15 31	0.100 3.750			['ROB7', 4.6			
														•	,		
Integer F	Register -	00: 0					Regis	sters									
01: 4 17: 0	02: 20 18: 0	03: 12 19: 0	04: 9 20: 0	05: 13 21: 0	06: 8 22: 0	07: 5 23: 0	08: 9 24: 0	09: 21 25: 0	10: 5 26: 0	11: 3 27: 0	12: 1 28: 0	13: 0 29: 0	14: 0 30: 0		16: 0 32: 0		
Float Reg 01: 2.30 17: 0	gister - 02: 7.30 18: 0	00: 0 03: 1.80 19: 0	04: 3.50 20: 0	05: 4.60 21: 0	06: 4.50 22: 0	07: 1.50 23: 0	08: 2.50 24: 0	09: 5.30 25: 0	10: 0.10 26: 0	11: 3.75 27: 0	12: 0 28: 0	13: 0 29: 0	14: 0 30: 0	15: 0 31: 0	16: 0 32: 0		

0004: 2.30 0020: 7.30

Memory -

----- Asserts ------

True - F1: 2.3 == 2.3000
True - MEM[20]: 7.3 == 7.3000
True - R9: 21 == 21
True - R10: 5 == 5
True - R11: 3 == 3
True - R12: 1 == 1
True - F9: 5.3 == 5.3000
True - F10: 0.1 == 0.1000
True - F11: 3.75 == 3.7500

asserts: True

```
------ Code
# Straight-line code where there are dependencies (true and false)
$ R1 = 3
$ R2 = 4
$ R3 = 5
$ F1 = 1.5
F2 = 3.5
$ F3 = 4.0
! R2 = -3
! R4 = -1
! R5 = -2
! F4 = 5
! F5 = -2.5
! F6 = 5
! F7 = 1
# Read-After-Read (RAR: read dependence) on F1
ADDD F4, F1, F2
SUBD F5, F1, F3
# Write-After-Read (WAR: anti-dependence) on R2
SUB R4, R1, R2
ADDI R2, R3, -8
# Read-After-Write (RAW: true dependence) on F6
ADDD F6, F1, F2
SUBD F7, F6, F3
# Write-After-Write (WAW: output dependence) on R5
ADDI R5, R1, -8
SUB R5, R1, R3
```

Counte	r Index	Instr	uction		Iss	ue	Exec	ute	Memor		Write Bad	k Cor	mmit	Resu	lt	Extra Info	Operan	ds	
 Ю		ΔΠΠΠ	F4, F1, F2		1	• • • • •	2-4			• • • •		6		5.00	 ค			', 1.5, 3.5	
1	1		F5, F1, F3		2		3-5				7	8		-2.5				', 1.5, 4.6	
2	2		4, R1, R2		7		4				6	0		-1	00			', 3, 4]	, 1
3	3		R2, R3, -8		4		5				9	10		-3				', 5, -8]	
			F6, F1, F2		5		6-8				0	11		5.00	0			', 1.5, 3.5	:1
4	5		F7, F6, F3				10-1				13	14		1.00				', 5.0, 4.6	
2	5				6 7		8	2							U				,1
0	0		R5, R1, -8	•			9				10	15		-5 -2				', 3, -8]	
/	/	SUB K	5, R1, R3		8		9				11	16		-2			[. KOR8	', 3, 5]	
										Dog:	isters								
Integer	Dogioton	00: 0								Rey.	isters								
01: 3	Register - 02: -3	03: 5	04: -1	05:	0	0/. /		97: 0	08:	0	09: 0	10: 0	11:	0	12: 0	13: 0	14: 0	15: 0	1/. 0
						06: 0													16: 0
17: 0	18: 0	19: 0	20: 0	21:	U	22: 6	,	23: 0	24:	U	25: 0	26: 0	27:	U	28: 0	29: 0	30: 0	31: 0	32: 0
53 + D-		00. 0																	
Float Re		00: 0	04 5 0	0.5	0 50	04	- 0		00	•	00 - 0	10. 0	44.	•	40. 0	47. 0	44.0	45.0	44.0
	02: 3.50	03: 4.0	04: 5.0		-2.50			97: 1.0	08:		09: 0	10: 0	11:		12: 0		14: 0	15: 0	16: 0
17: 0	18: 0	19: 0	20: 0	21:	U	22: 6		23: 0	24:	U	25: 0	26: 0	27:	U	28: 0	29: 0	30: 0	31: 0	32: 0

Memory -

----- Asserts

True - R2: -3 == -3
True - R4: -1 == -1
True - R5: -2 == -2
True - F4: 5 == 5.0000
True - F6: -2.5 == -2.5000
True - F6: 5 == 5.0000
True - F7: 1 == 1.0000

asserts: True

```
.....
# Straight-line code where there are forwarding among load/store instructions
$ R1 = 4
$ R1 = 4
$ R2 = 8
$ R3 = 12
$ F1 = 2.1
$ F2 = 10.0
$ MEM[4] = 1
$ MEM[8] = 2
$ MEM[12] = 3
! F3 = 2
! F4 = 3
! F5 = 21
! F6 = 2
MULTD F5, F1, F2
# Get value from memory
LD F3, 0(R2)
LD F6, 0(R2)
SD F5, 12(R1)
LD F4, 0(R3)
# Get the value of F6 in a single cycle due to the previous LD for F3.
LD F6, 0(R2)
------ Execution
  Counter Index
                            Instruction
                                                                  Execute
                                                                                Memory
                                                                                            Write Back
                                                                                                                           Result
                                                                                                                                        Extra Info
                                                                                                                                                          ['ROB1', 2.1, 10.0]
['ROB2', 0, 8]
['ROB3', 0, 8]
[21.0, 12, 4]
['ROB4', 0, 12]
['ROB5', 0, 8]
                                                                                             22
 0 θ MULTD F5, F1, F2
                                                                  2-21
                                                                                                              23
                                                                                                                           21.000
                                                                                4-7
                            LD F3, 0(R2)
LD F6, 0(R2)
SD F5, 12(R1)
LD F4, 0(R3)
                                                                                                                                        M: 8
                1
                                                                  3
                                                                                             8
                                                                                                              24
                                                                                                                           2
                                                                                8
26-29
9-12
                                                                                                                                        M: 8
M: 16
M: 12
M: 8
                                                                                                               25
                                                                                                               26-29
27
                                                                                                                            NULL
                                                                                                                           3
                            LD F6, 0(R2)
                                                                                13
                                                                                             14
                                                                                                               28
                                                                                ---- Registers ----
Integer Register - 00: 0
01: 4 02: 8 03: 12
                                               05: 0
21: 0
                                                                                              09: 0
25: 0
                                                                                  08: 0
                                                                                                                     11: 0
27: 0
                                                                                                                                             13: 0
29: 0
                                                                                                                                                                     15: 0
31: 0
01: 4
17: 0
           02: 8
18: 0
                                   20: 0
                                                                                                                                                                                32: 0
                       19: 0
                                                           22: 0
                                                                       23: 0
                                                                                  24: 0
                                                                                                          26: 0
                                                                                                                                 28: 0
                                                                                                                                                         30: 0
Float Register - 00: 0
01: 2.10 02: 10.0 03: 2.0
17: 0 18: 0 19: 0
                                 04: 3.0
                                               05: 21.0 06: 2.0
                                  20: 0
                                               21: 0
                                                         22: 0
                                                                      23: 0
                                                                                  24: 0
                                                                                              25: 0
                                                                                                          26: 0
                                                                                                                     27: 0
                                                                                                                                 28: 0
                                                                                                                                             29: 0
                                                                                                                                                         30: 0
                                                                                                                                                                    31: 0
                                                                                                                                                                                32: 0
                0008: 2
                                 0012: 3
                                                 0016: 21.0
 True - F3: 2 == 2.0000
True - F4: 3 == 3.0000
True - F5: 21 == 21.0000
True - F6: 2 == 2.0000
asserts: True
 Running Test Case 4... Code
# Straight-line code where there are structure hazards in reservation stations and functional unit
# Modifying the number of Integer adder RS to show structure hazard resolution. 
 0.3 \pm 0.01 \pm 0.01 \pm 0.01 for adder_rs = 2
$ R4 = 16
$ R4 = 16
$ R5 = 4
$ R6 = 2
$ F4 = 3.4
$ F5 = 5.3
$ F6 = 2.8
! F13 = 18.02
! F14 = 9.52
! F15 = 14.84
! R10 = 20
! R11 = 14
! R12 = 6
MULTD F13, F4, F5
MULTD F14, F4, F6
MULTD F15, F5, F6
ADD R10, R4, R5
SUB R11, R4, R6
ADD R12, R5, R6
                                                                        ----- Execution -----
                                                                                                 Write Back
                                                                                                                   Commit
                                                                                                                               Result
                                                                                                                                           Extra Info
  Counter
               Index
                           Instruction
                                                           Issue
                                                                       Execute
                                                                                     Memory
                                                                                                                                                             Operands
                                                                                                                   23
24
45
46
47
                                                                                                 22
23
44
26
27
                           MULTD F13, F4, F5
MULTD F14, F4, F6
MULTD F15, F5, F6
ADD R10, R4, R5
SUB R11, R4, R6
                                                                       2-21
3-22
24-43
25
26
28
                                                                                                                                                              ['ROB1', 3.4, 5.3]
['ROB2', 3.4, 2.8]
['ROB3', 5.3, 2.8]
                                                                                                                                18.020
                                                                                                                                9.520
14.840
                                                                                                                                                              ['ROB4', 16, 4]
['ROB5', 16, 2]
['ROB6', 4, 2]
                                                           24
25
27
                                                                                                                                20
                                                                                                                                14
                            ADD R12, R5, R6
                                                                                                 29
                                                                                                                   48
Integer Register -
                                                                                        Registers
                       ΘΘ: Θ
                                  04: 16
                                             05: 4
                                                         06: 2
                                                                     07: 0
                                                                                            09: 0
                                                                                                                   11: 14
                                                                                                                                                                 15: 0
31: 0
01: 0
17: 0
           02: 0
18: 0
                       03: 0
19: 0
                                                                                 08: 0
                                                                                                       10: 20
                                                                                                                              12: 6
                                                                                                                                                     14: 0
                                  20: 0
                                             21: 0
                                                         22: 0
                                                                     23: 0
                                                                                            25: 0
                                                                                                                   27: 0
                                                                                                                              28: 0
                                                                                                                                                     30: 0
                      00: 0
03: 0
19: 0
Float Register -
                                  04: 3.40 05: 5.30 06: 2.80
20: 0 21: 0 22: 0
                                                                                                                                          13: 18.02 14: 9.52 15: 14.84 16: 0
29: 0 30: 0 31: 0 32: 0
       02: 0
18: 0
                                                                                                       10: 0
26: 0
                                                                                                                  11: 0
27: 0
01: 0
17: 0
                                                                    23: 0
                                                                                24: 0
                                                                                            25: 0
                                                                                                                              28: 0
Memory -
True - F13: 18.02 == 18.0200

True - F14: 9.52 == 9.5200

True - F15: 14.84 == 14.8400

True - R10: 20 == 20

True - R11: 14 == 14

True - R12: 6 == 6

asserts: True
```

```
Running Test Case 5...
# Straight line code with a loop added at the end for BNE
\$ Mem[0] = 2.3
$ R3 = 12
$ R4 = 9
$ R20 = 10
$R21 = 16
$ F7 = 1.5
$ F8 = 2.5
! R20 = 16
! F1 = 2.3
! R9 = 21
! F11 = 3.75
# code should loop 3 times.
Loop: ADDI R20, R20, 2
LD F1, 0 (R1)
ADD R9, R3, R4
MULTD F11, F7, F8
BNE R20, R21, Loop
Counter
      Index
            Instruction
                           Issue
                                 Execute
                                       Memory
                                             Write Back
                                                     Commit
                                                           Result
            ADDI R20, R20, 2
LD F1, 0 (R1)
                                                                         ['ROB1', 10, 2]
['ROB2', 0, 0]
 0
       0
                                                           12
```

1	1	LD FI, U (KI)	2	3	4-/	٥		9	2.300	11: 0		[KUBZ , U,	ן ט
2	2	ADD R9, R3, R4	3	4		5		10	21			['ROB3', 12,	9]
3	3	MULTD F11, F7, F8	4	5-24		25		26	3.750			['ROB4', 1.5	, 2.5]
4	4	BNE R20, R21, -5	5	6				27	Θ	P: Fal	.se	[12, 16, -5]	
5	0	ADDI R20, R20, 2	8	9		10		28	14			['ROB5', 12,	2]
6	1	LD F1, 0 (R1)	9	10	11	12		29	2.300	M: 0		['ROB6', 0,	0]
7	2	ADD R9, R3, R4	10	11		13		30	21			['ROB7', 12,	9]
8	3	MULTD F11, F7, F8	11	12-31		32		33	3.750			['ROB8', 1.5	, 2.5]
9	4	BNE R20, R21, -5	12	13				34	Θ	P: Tru	je	[14, 16, -5]	
10	0	ADDI R20, R20, 2	13	14		15		35	16			['ROB9', 14,	2]
11	1	LD F1, 0 (R1)	14	15	16	17		36	2.300	M: 0		['ROB10', 0,	0]
12	2	ADD R9, R3, R4	15	16		18		37	21			['ROB11', 12	, 9]
13	3	MULTD F11, F7, F8	26	27-46		47		48	3.750			['ROB12', 1.	5, 2.5]
14	4	BNE R20, R21, -5	27	28				49	5	P: Tru	Je	[16, 16, -5]	
~ 15	0	ADDI R20, R20, 2	28	None		Nor	e	None	None			['R0B13', 16	, 2]
					Reg	jisters							
Integer	Register -	00: 0											
01: 0	02: 0	03: 12 04: 9 05: 0	06: 0	07: 0	08: 0	09: 21	10: 0	11: 0	12: 0	13: 0	14: 0	15: 0	16: 0
45 0	40 0	40 0 00 4/ 04 4/	00 0	07 0	010	05 0	01 0	0.0	00 0	00 0	70 0	74 0	70 0

17: 0 18: 0 19: 0 20: 16 21: 16 22: 0 23: 0 24: 0 25: 0 26: 0 27: 0 28: 0 29: 0 30: 0 31: 0 32: 0 Float Register -00: 0 01: 2.30 02: 0 03: 0 04: 0 05: 0 06: 0 07: 1.50 08: 2.50 09: 0 10: 0 11: 3.75 12: 0 13: 0 14: 0 15: 0 16: 0 17: 0 18: 0 19: 0 20: 0 21: 0 22: 0 23: 0 24: 0 25: 0 26: 0 27: 0 28: 0 29: 0 30: 0 31: 0 32: 0

0000: 2.30

Memory -

Table 1000 1/ -- 1/

True - R20: 16 == 16 True - F1: 2.3 == 2.3000 True - R9: 21 == 21 True - F11: 3.75 == 3.7500 asserts: True

.....

Running Test Case 6...

Simple loop demonstrating functionality of branch equations, branch prediction

and speculation recovery.

R1 = 4

R2 = 12

R3 = 8

R4 = 4

! R1 = 12
! R4 = 8
! R5 = 0
! R6 = 0

LoopA: ADDI R1, R1, 2 BNE R1, R2, LoopA ADDI R4, R4, 4 BEQ R3, R4, LoopB ADDI R5, R5, 5 ADD R6, R5, R1 LoopB: ADD R7, R1, R2

! R7 = 24

------ Execution -------Counter Index Execute Write Back Commit Result Instruction Issue Memory Extra Info Operands ['ROB1', 4, 2] [6, 12, -2] 0 0 ADDI R1, R1, 2 2 3 1 1 BNE R1, R2, -2 2 /. 5 Ю P: False 2 2 ADDI R4, R4, 4 None None None None ['ROB2', 4, 4] BEO R3, R4, 2 P: False [8, R4 -> R0B2, 2] -3 None None None ['ROB3', 6, 2] 4 0 ADDI R1, R1, 2 8 7 8 6 [8, 12, -2] ['ROB4', 8, 2] 5 BNE R1, R2, -2 10 P: True 1 0 6 0 ADDI R1, R1, 2 8 10 11 12 10 [10, 12, -2] ['ROB5', 10, 2] 7 1 BNE R1, R2, -2 9 12 13 0 P: True 8 0 ADDI R1, R1, 2 10 13 14 15 12 9 BNE R1, R2, -2 P: True [12, 12, -2] 1 11 15 16 2 ADDI R1, R1, 2 ['R0B6', 12, 2] 10 None 12 None None None [R1 -> R0B6, 12, -2] P: True ~ 11 BNE R1, R2, 13 None None None ~ 12 A ADDI R1, R1, 2 ['R0B7', R1 -> R0B6, 2] None None None ~ 13 BNE R1, R2, 15 None None Non P: True [R1 -> R0B7, 12, -2] ['ROB8', 4, 4] [8, 8, 2] 14 2 ADDI R4, R4, 4 17 18 19 20 8 BEO R3, R4, 2 P: False 15 3 18 20 21 6 ['ROB9', 0, 5] ADDI R5, R5, 5 19 None None -16 None None ['ROB10', R5 > ROB9, 12] ['ROB11', 12, 12] 17 ADD R6, R5, R1 20 None None None None 18 ADD R7, R1, R2 22 23 24 25 24 00:0 Integer Register -09: 0 03: 8 04: 8 05: 0 06: 0 07: 24 08: 0 10: 0 11: 0 15: 0 01: 12 02: 12 12: 0 13: 0 14: 0 16: 0 18: 0 20: 0 21: 0 22: 0 30: 0 32: 0 19: 0 23: 0 24: 0 25: 0 26: 0 27: 0 28: 0 29: 0 31: 0 Float Register -00:0 02: 0 04 · 0 05: 0 07: 0 08: O 09: O 10: 0 12: O 15: 0 01: 0 03: 0 06: 0 11: 0 13: O 14: A 16: 0 17: 0 18: 0 19: 0 20: 0 21: 0 22: 0 23: 0 24: 0 25: 0 27: 0 29: 0 30: 0 31: 0 32: 0 26: 0 28: 0 Memory -

True - R1: 12 == 12 True - R4: 8 == 8

True - R5: 0 == 0 True - R6: 0 == 0

True - R6: 0 == 0True - R7: 24 == 24

asserts: True

----- Asserts ------