

# **CPU Organisation & Operation**

Professor Kin K. Leung

kin.leung@imperial.ac.uk

www.commsp.ee.ic.ac.uk/~kkleung/

Heavily based on materials by Dr. Naranker Dulay

# Fetch-Execute Cycle

- > Fetch the *Instruction*
- ➤ Increment the *Program Counter*
- > Decode the *Instruction*
- > Fetch the *Operands*
- > Perform the *Operation*
- Store the Results
- > Repeat Forever

#### High-Level/Low-Level Languages, Machine Code

➤ High-Level Language (e.g. Java, C++, Haskell)

A = B + C

**Assignment Statement** 

Low-Level Language -> Assembly Language (e.g. Pentium, PowerPC, ARM etc, Java Bytecode)

LOAD R2, B ADD R2, C STORE R2, A Assembly Language Instructions

(Binary) Machine Code

Machine Code Instructions

# The Toy1 Architecture

Maximum of 1024 x 16-bit memory words Memory is Word Addressed

Two's Complement Integer Representation

> 4 General Purpose Registers (16-bit): R0, R1, R2, R3

> Upto 16 "Instructions", e.g. LOAD, ADD, STORE

# Toy1 Instruction Set

- P LOAD Register , [MemoryAddress]
  Register = Memory [MemoryAddress]
- > STORE Register, [MemoryAddress]
  Memory [MemoryAddress] = Register
- Paddister | Register | Register | Register | Register | Register | Remory [MemoryAddress]
- SUB Register, [MemoryAddress]
  Register = Register Memory [MemoryAddress]

# **Toy1 Instruction Format**


Assembly Instruction e.g. ADD R2, C

Machine CodeOPCODEREGADDRESS4-bit2-bit10-bit

#### **Instruction Fields**

- OPeration CODE (Selects CPU Instruction)
- REGister (Specifies 1st Operand for Instruction)
- ADDRESS (Specifies 2nd Operand for Instruction)

#### Other Possibilities for the Format



# Instruction Field Encoding

OPCODE REG ADDRES.	PCODE	REG	ADDRES:
--------------------	-------	-----	---------

4-bit 2-bit 10-bit

16-bit Instruction


> OPCODE	LOAD	0001
(4-bit)	STORE	0010
	ADD	0011
	SUB	0100

Register 0 00 (2-bit) Register 1 01 Register 2 10 Register 3 11

> ADDRESS

10-bit Memory Word Address

# Memory Placement (Program)



**MEMORY** 

# Memory Placement (Data)

Assembly
Instruction

Memory Address

$$A = 0$$


$$\mathsf{B}=9$$


10 0000 0000


$$C = 6$$


**MEMORY** 


# **CPU Organisation**









































#### Think About

Fetch-Execute Cycle

Assembly Languages

Program Representation: Instructions, Instruction Fields,

**Instruction Formats** 

CPU Components: Registers, ALU, Control Unit

Registers: General Purpose Registers, Program

Counter (PC), Instruction Register (IR),

**ALU Registers** 

Buses: Internal, Address, Data, Control

Next Topic

**TOY1 Assembly Programming**