# International IOR Rectifier


## IRL530NPbF


- Logic-Level Gate Drive
- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated


### Lead-Free Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.







#### **Absolute Maximum Ratings**

	Parameter	Max.	Units	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, VGS @ 10V	17		
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	12	Α	
I <sub>DM</sub>	Pulsed Drain Current ①	60		
P <sub>D</sub> @T <sub>C</sub> = 25°C	Power Dissipation	79	W	
	Linear Derating Factor	0.53	W/°C	
V <sub>GS</sub>	Gate-to-Source Voltage	± 16	V	
E <sub>AS</sub>	Single Pulse Avalanche Energy②	150	mJ	
I <sub>AR</sub>	Avalanche Current①	9.0	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy①	7.9	mJ	
d∨/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns	
Tu	Operating Junction and	-55 to + 175		
T <sub>STG</sub>	Storage Temperature Range		°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )		
	Mounting torque, 6-32 or M3 srew	10 lbf•in (1.1N•m)		

#### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
R <sub>0</sub> JC	Junction-to-Case		1.9	
R <sub>ecs</sub>	Case-to-Sink, Flat, Greased Surface	0.50		°C/W
Reja	Junction-to-Ambient		62	

## IRL530NPbF

#### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	100	_		V	$V_{GS} = 0V, I_{D} = 250\mu A$
ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient		0.122		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
				0.100		V <sub>GS</sub> = 10V, I <sub>D</sub> = 9.0A ⊕
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.120	Ω	V <sub>GS</sub> = 5.0V, I <sub>D</sub> = 9.0A ⊕
				0.150		V <sub>GS</sub> = 4.0V, I <sub>D</sub> = 8.0A ⊕
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		2.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
<b>g</b> fs	Forward Transconductance	7.7			S	$V_{DS} = 25V, I_D = 9.0A$
1	Drain to Course Leakage Current			25		V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V
I <sub>DSS</sub>	Drain-to-Source Leakage Current			250	μΑ	$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 150$ °C
1	Gate-to-Source Forward Leakage			100	A	V <sub>GS</sub> = 16V
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage			-100	nΑ	V <sub>GS</sub> = -16V
Qg	Total Gate Charge			34		I <sub>D</sub> = 9.0A
Qgs	Gate-to-Source Charge			4.8	nC	V <sub>DS</sub> = 80V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge			20		V <sub>GS</sub> = 5.0V, See Fig. 6 and 13 ⊕
t <sub>d(on)</sub>	Turn-On Delay Time		7.2			V <sub>DD</sub> = 50V
tr	Rise Time		53	_	ns	I <sub>D</sub> = 9.0A
t <sub>d(off)</sub>	Turn-Off Delay Time		30		115	$R_{\text{G}} = 6.0\Omega$ , $V_{\text{GS}} = 5.0V$
tf	Fall Time		26			$R_D = 5.5\Omega$ , See Fig. 10 $\oplus$
L <sub>D</sub>	Internal Drain Inductance	_	4.5		nH	Between lead,
						6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance	_	7.5	_		from package
						and center of die contact
C <sub>iss</sub>	Input Capacitance		800			V <sub>GS</sub> = 0V
Coss	Output Capacitance		160		pF	V <sub>DS</sub> = 25V
Crss	Reverse Transfer Capacitance		90			f = 1.0MHz, See Fig. 5

#### Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Ts	Continuous Source Current		47		MOSFET symbol	
	(Body Diode)		<u></u> 17	A	showing the	
I <sub>SM</sub>	Pulsed Source Current				1 ^	integral reverse
	(Body Diode) ①⑥		——   60		p-n junction diode.	
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 9.0A, V <sub>GS</sub> = 0V ⊕
trr	Reverse Recovery Time		140	210	ns	$T_J = 25^{\circ}C$ , $I_F = 9.0A$
Qrr	Reverse RecoveryCharge		740	1100	nC	di/dt = 100A/µs ⊕
ton	Forward Turn-On Time	Intr	insic tu	ırn-on ti	me is ne	egligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② Starting  $T_J = 25$ °C, L = 3.7mH  $R_G = 25\Omega$ ,  $I_{AS} = 9.0$ A. (See Figure 12)
- $\label{eq:loss_def} \begin{tabular}{ll} \b$
- 4 Pulse width  $\leq 300 \mu s$ ; duty cycle  $\leq 2\%$




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics






Fig 4. Normalized On-Resistance Vs. Temperature



**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

## IRL530NPbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit







Fig 14. For N-Channel HEXFETS

### TO-220AB Package Outline

Dimensions are shown in millimeters (inches)




OTES: 1 DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.

2 CONTROLLING DIMENSION : INCH

- 3 OUTLINE CONFORMS TO JEDEC OUTLINE TO-220AB.
- 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

### TO-220AB Part Marking Information

EXAMPLE: THIS IS AN IRF1010
LOT CODE 1789
ASSEMBLED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line
position indicates "Lead-Free"



TO-220AB package is not recommended for Surface Mount Application.

Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.06/04

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>