

Specifications Ver. 0.99

Driver LSI for a color TFT LCD Panel

MC2PA8201

Checked by : Keiji Hayashi

Prepared by : Jun Takasu Issued date : April.26.2007

This document is subject to change without notice.



Table of contents

- 1 Product overview
- 2 Features
- 3 Block Diagram
- 4 Pin Assignment
 - 4.1 Pin Description
 - 4.1.1 Power supply pins-1
 - 4.1.2 Power supply pins-2
 - 4.1.3 Set-up capacitor pins
 - 4.1.4 Interface pins
 - 4.1.5 TFT LCD driving pins
 - 4.1.6 TEST pins
 - 4.2 Bump Layout
 - 4.2.1 Bump Placement
 - 4.2.2 Bump size
 - 4.2.3 Alignment Mark
- 5 Bump Coordinate
- 6 Function Description
 - 6.1. DC/DC Converter
 - 6.1.1. Power spec
 - 6.1.2. Step up Chart
 - 6.1.3. VREG regulator configuration
 - 6.1.4. VR1 regulator configuration
 - 6.1.5. VR2 regulator configuration
 - 6.1.6. VGH and VGL configuration
 - 6.1.7. VCOM amplitude configuration
 - 6.1.8. VCOM center configuration
 - 6.2. Gray Scale generation circuit
 - 6.2.1. Block Diagram
 - 6.2.2. Resister Array-1
 - 6.2.3. Resister Array-2
- 7 Command Set
 - 7.1. Command List



- 7.2. Command Description
- 8 Functional Description
- 9 Absolute Maximum Ratings
- 10 Electric Characteristics10.1. DC Characteristics10.2. AC Characteristics



1.Product overview

The MC2PA8201 is a one-chip driver LSI for TFT liquid crystal display with built-in Gate driver I/F.

The MC2PA8201 incorporates 240 TFT Data line drive outputs, built-in Gate driver I/F signals generate circuit, and incorporates 1,843,200bit ($240 \times 24 \times 320$) display RAM and can display 1677K Colors.

2.Features

- The MC2PA8201 is a one-chip driver LSI for TFT liquid crystal display with built-in Gate driver I/F.
- Incorporates 8/16bit Parallel I/F, Serial I/F for external EEPROM.
- I/O Circuit power supply (VCCI): 1.65~1.95V, Power supply (VCC, VCCA): 2.60~2.95V
- · Incorporates display RAM: 240x24x320bits.
- LCD drive I/F

Source output(S1~S240): V0~V255 Gray Scale.


Gate output (VGH,VGL): CGS-Panel control output are 10 outputs.

Incorporate VCOM generate circuit.

- Max 1677K Colors
- · Incorporate OSC circuit.



3. Block Diagram



MC2PA8201 Ver0.99



4. Pin Assignment

4.1. Pin Description

4.1.1. Power supply pins - 1

Bump No.	Signal	No of pins	I/O	Connected to	Function	Unused pins
101-108, 309-318	VCC	18	I	Power supply and bypass capacitor	Power supply for step-up circuit, power circuit to drive LCD panel and EEPROM interface circuit such as SCS, SCL and SDO. Connect to external 2.60V to 2.95V power supply.	-
117	VPP	1	1	Power supply	Power supply for inside EEPROM. Connect to VCC pin.	VCC
183-198	VCCA	16	1	Power supply and bypass capacitor	Power supply for analog reference voltage generator. Connect to VCC on FPC not on Glass.	-
241-248	VCCI	8	1	Power supply and bypass capacitor	Power supply for interface circuit such as CSX, RDX, WRX, D15-0, D/CX, RESEX, 16/8x, TE) and for built-in RAM and logic circuit. Connect to external 1.65V to 1.95V power supply.	-
172-182	GND_REF	11	-	GND	GND for analog reference voltage generator. Connect to GND on FPC, not on TFT panel.	-
142-154, 161, 233-240, 307-308, 323-325	GND	27	-	GND	GND pins. Connect to 0V.	-

4.1.2. Power supply pins - 2

Bump No.	Signal	No of pins	I/O	Connected to	Function	Unused pins	未使用時 処理
92-100	VOUT1	9	0	Bypass capacitor	Step-upped voltage from step-up circuit 1.	VCC	-
109-115	VR1	7	0	Bypass capacitor	Regulator output for step-up circuit 2.	GND	-
199-208	VR2	10	0	Bypass capacitor	itor Regulator output for step-up circuit 2.		-
45-51,	VGH	7	0	Bypass capacitor	TFT LCD drive power supply from step-up circuit 2.	GND	-
329	VGHO	1	0	TFT LCD panel	TFT LCD drive power supply from step-up circuit 2. By switch control, it output a VGH level by the same timing to VGL.		-
54-63, 330	VGL	10+1	0	Bypass capacitor TFT LCD panel	TFT LCD drive power supply from step-up circuit 2. It output the Gate off level.	GND	-
65-69	VCL	5	0	Bypass capacitor	Power supply for VCOML circuit from step-up circuit 3. It become power supply to VCOML circuit.	GND	=



4.1.3. Step up Capacitor pins

Bump No.	Signal	No. of Pins	I/O	Connected to	Function	After reset	Unused pins
71-75	C11+	5	I/O	C11- through step-up capacitor	Step-up capacitor connection for step-up 1.	VCC	-
76-80	C11-	5	I/O	C11+ through step-up capacitor	Step-up capacitor connection for step-up 1.	GND	-
81-85	C12+	5	I/O	C12- through step-up capacitor	Step-up capacitor connection for step-up 1.	VCC	
86-90	C12-	5	I/O	C12+ through step-up capacitor	Step-up capacitor connection for step-up 1.	GND	
37-39	C13+	3	I/O	C13- through step-up capacitor	Step-up capacitor connection for step-up 3.	GND	
41-43	C13-	3	I/O	C13+ through step-up capacitor	Step-up capacitor connection for step-up 3.	GND	
30-32	C21+	3	I/O	C21- through step-up capacitor	Step-up capacitor connection for step-up 2.	GND	
33-35	C21-	3	I/O	C21+ through step-up capacitor	Step-up capacitor connection for step-up 2.	GND	
24-26	C22+	3	I/O	C22- through Step-up capacitor	Step-up capacitor connection for step-up 2.	GND	
27-29	C22-	3	I/O	C22+ through step-up capacitor	Step-up capacitor connection for step-up 2.	GND	

4.1.4. Interface pins

Bump No.	Signal	No. of Pins	I/O	Connected to	Function	After reset	Unused pins
257	CSX	1	I	MPU	Chip select signal. (Amplitude: VCCI – GND) "Low": Selection (Possible to access trough parallel interface) "High" Non-selection (Impossible to access through parallel interface)	-	-
256	D/CX	1	I	MPU	Command/Data select signal. (Amplitude: VCCI – GND) "Low": Command "High" Data	-	-
281	RESX	1	I	MPU or external CR circuit	Reset signal. (Amplitude: VCCI – GND) Initialization at "Low". Power on reset shall be done after power supply.	-	-
255	WRX	1	I	MPU	Write strobe signal. (Amplitude: VCCI – GND) Data is written at rising edge.	-	-
254	RDX	1	I	MPU	Read strobe signal. (Amplitude: VCCI – GND) Data is read at "Low" level .	-	-
258-263, 267-276	D0 D5 D6-D15	16	I/O	MPU	16-bit bidirectional data bath. (Amplitude: VCCI – GND) 8-bit interface: D7 to D0 are used. (D15 to D8 are connected to GND or VCCI) 16-bit interface: D15 to D0 are used.	-	GND or VCCI
277	16/8X	1	I	MPU	Data bath width selection. (Amplitude: VCCI – GND) "Low": 8-bit interface "High": 16-bit interface	-	-
253	TE	1	0	MPU	Tearing effect output signal. (Amplitude: VCCI – GND)	GND	=
225	SCS	1	0	EEPROM	EEPROM select signal. (Amplitude: VCC – GND) "Low": Non-selection (Impossible to access) "High": Selection (Possible to access)	GND	Open
226	SCL	1	0	EEPROM	Serial clock signal. (Amplitude: VCC- GND)	GND	Open
227	SDI	1	I	EEPROM	EEPROM data input signal. (Amplitude: VCC – GND) Serial data input.	-	-
228	SDO	1	0	EEPROM	EEPROM data output signal. (Amplitude: VCC- GND) Start-bit, Operand, Address and serial data output.	GND	Open



4.1.5. TFT LCD drive pins

Bump No.	Signal	No. of Pins	I/O	Connected to	Function	After Reset	Unused pins
155-157	VREG	3	0	Bypass capacitor	Built-in regulator output Used for the reference voltage of source driver gray scale, VCOM center and VCOM amplitude.	GND	-
125-129	VCOM	5	0	TFT LCD panel	TFT LCD panel common node drive output. Alternative output between VCOMH and VCOML.	GND	-
136-141	VCOMH	6	0	Bypass capacitor	VCOM high level output.	GND	-
130-135	VCOML	6	0	Bypass capacitor	VCOM low level output pin.	GND	-
591-472, 451-332	S1-S120, S121-S240	240	0	TFT LCD panel	Source line output for LCD panel	GND	-
5-6	GCK	2	0	TFT LCD panel	Gate clock signal (Amplitude: VGH – VGL)	GND	-
3-4	GSPB	2	0	TFT LCD panel	Gate start pulse signal (Amplitude: VGH – VGL)	GND	-
9-10	GEN	2	0	TFT LCD panel	Gate enable signal (Amplitude: VGH – VGL)	GND	-
7-8	UD	2	0	TFT LCD panel	Up/Down signal (Amplitude: VGH – VGL)	GND	-
17-18	SMP_R	2	0	TFT LCD panel	<r> Selection signal pin (Amplitude: VGH – VGL)</r>	GND	-
19-20	SMP_G	2	0	TFT LCD panel	<g> Selection signal pin (Amplitude: VGH – VGL)</g>	GND	-
21-22	SMP_B	2	0	TFT LCD panel	 Selection signal pin (Amplitude: VGH – VGL)	GND	-
11-12	SMPB_R	2	0	TFT LCD panel	<r> Selection signal pin VGH – VGL amplitude and inverted signal of SMP_R</r>	GND	-
13-14	SMPB_G	2	0	TFT LCD panel	<g> Selection signal pin VGH – VGL amplitude and inverted signal of SMP_G</g>	GND	-
15-16	SMPB_B	2	0	TFT LCD panel	 Selection signal pin VGH – VGL amplitude and inverted signal of SMP_B	GND	-
121-124	vcs	4	0	TFT LCD common node /Bypass capacitor	Sub capacitor drive. Minimum drive voltage output	GND	-



4.1.6. TEST pins


Bump No.	Signal	No. of Pins	1/0	Connected to	Function	Unused pins
1,91,116, 118-120, 158-160, 162-171, 209-215, 217, 219-224, 229-232, 249-252, 264-266, 278-280, 282-294, 303-306, 326 453-470, 593-596	TEST_OPEN	87	-	Open	Test pin Leave it open. They have no ESD elements.	Open
327,328	TEST_ESD	2	-	Open	Test pin with ESD protect circuits whose high voltage is VGH and Low voltage is VGL.	Open
216, 218, 295-302, 319-322	TEST_GND	14	-	GND	Test pin Connect to GND on panel	GND
2, 23, 36, 40, 44, 52, 53, 64, 70, , 331, 452, 471, 592	TEST_OG	13	-	GND or Open	Test pin Connect to GND on panel or leave it open	GND or Open

MC2PA8201 Ver0.99




4.2. Bump Layout

4.2.1. Bump Placement





4.2.2. Bump Size





4.2.3. Alignment Mark





Alignment Coordinate:

	X(µ m)	Y(µ m)
1-a: Metal	-11597.0	-662.0
1-b: Bump	-11522.0	-662.0
2-a: Metal	11597.0	-662.0
2-b: Bump	11522.0	-662.0



5. Bump Coordinate

Pad No	Pad Name	Х	Υ	Pad No		Х	Υ
	TEST_OPEN	-11375	-691.5		VGH	-7875	-691.5
	TEST_OG	-11305	-691.5		TEST_OG	-7805	-691.5
3	GSPB	-11235	-691.5	53	TEST_OG	-7735	-691.5
	GSPB	-11165	-691.5	54	VGL	-7665	-691.5
5		-11095	-691.5		VGL	-7595	-691.5
	GCK	-11025	-691.5		VGL	-7525	-691.5
7	UD	-10955	-691.5	57	VGL	-7455	-691.5
8		-10885	-691.5		VGL	-7385	-691.5
9		-10815	-691.5		VGL	-7315	-691.5
	GEN	-10745	-691.5		VGL	-7245	-691.5
	SMPB_R	-10675	-691.5		VGL	-7175	-691.5
	SMPB_R	-10605	-691.5		VGL	-7105	-691.5
	SMPB_G	-10535	-691.5		VGL	-7035	-691.5
	SMPB_G	-10465	-691.5		TEST_OG	-6965	-691.5
	SMPB_B	-10395	-691.5		VCL	-6895	-691.5
	SMPB_B	-10325	-691.5		VCL	-6825	-691.5
	SMP_R	-10255	-691.5		VCL	-6755	-691.5
	SMP_R	-10185	-691.5		VCL	-6685	-691.5
	SMP_G	-10115	-691.5		VCL	-6615	-691.5
	SMP_G	-10045	-691.5		TEST_OG	-6545	-691.5
	SMP_B	-9975	-691.5		C11P	-6475	-691.5
	SMP_B	-9905	-691.5		C11P	-6405	-691.5
	TEST_OG	-9835	-691.5		C11P	-6335	-691.5
	C22P	-9765	-691.5		C11P	-6265	-691.5
	C22P	-9695	-691.5		C11P	-6195	-691.5
	C22P	-9625	-691.5		C11M	-6125	-691.5
	C22M	-9555	-691.5		C11M	-6055	-691.5
	C22M	-9485	-691.5		C11M	-5985	-691.5
	C22M	-9415	-691.5		C11M	-5915	-691.5
	C21P	-9345	-691.5		C11M	-5845	-691.5
31		-9275	-691.5		C12P	-5775	-691.5
	C21P	-9205	-691.5		C12P	-5705	-691.5
	C21M	-9135	-691.5		C12P	-5635	-691.5
34	C21M	-9065	-691.5		C12P	-5565	-691.5
	C21M	-8995	-691.5		C12P	-5495	-691.5
	TEST_OG	-8925	-691.5		C12M	-5425	-691.5
37		-8855	-691.5		C12M	-5355	-691.5
	C13P	-8785 9745	-691.5		C12M	-5285	-691.5
	C13P	-8715	-691.5		C12M	-5215	-691.5
	TEST_OG	-8645	-691.5		C12M	-5145	-691.5
	C13M	-8575	-691.5		TEST_OPEN	-5075	-691.5
	C13M	-8505	-691.5		VOUT1	-5005	-691.5
	C13M	-8435	-691.5		VOUT1	-4935	-691.5
	TEST_OG	-8365	-691.5		VOUT1	-4865 4705	-691.5
	VGH	-8295	-691.5		VOUT1	-4795	-691.5
	VGH	-8225	-691.5		VOUT1	-4725	-691.5
	VGH	-8155	-691.5		VOUT1	-4655	-691.5
	VGH	-8085	-691.5		VOUT1	-4585	-691.5
	VGH	-8015	-691.5		VOUT1	-4515	-691.5
50	VGH	-7945	-691.5	100	VOUT1	-4445	-691.5



Pad No	Pad Name	X	Υ
101	VCC	-4375	-691.5
102	VCC	-4305	-691.5
103	VCC	-4235	-691.5
104	VCC	-4165	-691.5
105	VCC	-4095	-691.5
106	VCC	-4025	-691.5
107	VCC	-3955	-691.5
108	VCC	-3885	-691.5
109	VR1	-3815	-691.5
110	VR1	-3745	-691.5
111	VR1	-3675	-691.5
112	VR1	-3605	-691.5
	VR1	-3535	-691.5
114	VR1	-3465	-691.5
115	VR1	-3395	-691.5
	TEST_OPEN	-3325	-691.5
	VPP	-3255	-691.5
	TEST_OPEN	-3185	-691.5
119	TEST_OPEN	-3115	-691.5
	TEST_OPEN	-3045	-691.5
121	VCS	-2975	-691.5
122	VCS	-2905	-691.5
123	VCS	-2835	-691.5
124	VCS	-2765	-691.5
125	VCOM	-2695	-691.5
126	VCOM	-2625	-691.5
127	VCOM	-2555	-691.5
128	VCOM	-2485	-691.5
129	VCOM	-2415	-691.5
130	VCOML	-2345	-691.5
131		-2275	-691.5
132	VCOML	-2205	-691.5
133	VCOML	-2135	-691.5
	VCOML	-2065	-691.5
135	VCOML	-1995	-691.5
136	VCOMH	-1925	-691.5
	VCOMH	-1855	-691.5
	VCOMH	-1785	-691.5
	VCOMH	-1715	-691.5
140	VCOMH	-1645	-691.5
	VCOMH	-1575	-691.5
	GND	-1505	-691.5
	GND	-1435	-691.5
	GND	-1365	-691.5
145		-1295	-691.5
146	GND	-1225	-691.5
147		-1155	-691.5
	GND	-1085	-691.5
	GND	-1015	-691.5
150	GND	-945	-691.5

Pad No	Pad Name	X	Υ
151	GND	-875	-691.5
152	GND	-805	-691.5
	GND	-735	-691.5
154	GND	-665	-691.5
155	VREG	-595	-691.5
156	VREG	-525	-691.5
	VREG	-455	-691.5
	TEST_OPEN	-385	-691.5
159	TEST_OPEN	-315	-691.5
160	TEST_OPEN	-245	-691.5
161	GND	-175	-691.5
162	TEST_OPEN	-105	-691.5
163		-35	-691.5
164		35	-691.5
165	TEST_OPEN	105	-691.5
166	TEST_OPEN	175	-691.5
167	TEST_OPEN	245	-691.5
168	TEST_OPEN	315	-691.5
169	TEST_OPEN	385	-691.5
170	TEST_OPEN	455	-691.5
171	TEST_OPEN	525	-691.5
172	GND_REF	595	-691.5
	GND_REF	665	-691.5
	GND_REF	735	-691.5
175	GND_REF	805	-691.5
176	GND_REF	875	-691.5
177	GND_REF	945	-691.5
178		1015	-691.5
179	GND_REF	1085	-691.5
180	GND_REF	1155	-691.5
	GND_REF	1225	-691.5
182	GND_REF	1295	-691.5
183	VCCA	1365	-691.5
184	VCCA	1435	-691.5
185	VCCA	1505	-691.5
	VCCA	1575	-691.5
187	VCCA	1645	-691.5
	VCCA	1715	-691.5
	VCCA	1785	-691.5
	VCCA	1855	-691.5
	VCCA	1925	-691.5
	VCCA	1995	-691.5
	VCCA	2065	-691.5
	VCCA	2135	-691.5
	VCCA	2205	-691.5
	VCCA	2275	-691.5
	VCCA	2345	-691.5
	VCCA	2415	-691.5
	VR2	2485	-691.5
200	VR2	2555	-691.5



Pad No	Pad Name	Х	Υ
201	VR2	2625	-691.5
202	VR2	2695	-691.5
203	VR2	2765	-691.5
204	VR2	2835	-691.5
205	VR2	2905	-691.5
	VR2	2975	-691.5
207	VR2	3045	-691.5
208	VR2	3115	-691.5
209	TEST_OPEN	3185	-691.5
210	TEST_OPEN	3255	-691.5
211		3325	-691.5
	TEST_OPEN	3395	-691.5
213	TEST_OPEN	3465	-691.5
214	TEST_OPEN	3535	-691.5
215	TEST_OPEN	3605	-691.5
216	TEST GND	3675	-691.5
217	TEST_OPEN	3745	-691.5
	TEST_GND	3815	-691.5
	TEST OPEN	3885	-691.5
	TEST_OPEN	3955	-691.5
	TEST_OPEN	4025	-691.5
222	TEST_OPEN	4095	-691.5
223	TEST OPEN	4165	-691.5
224	TEST_OPEN	4235	-691.5
	SCS	4305	-691.5
	SCL	4375	-691.5
	SDI	4445	-691.5
	SDO	4515	-691.5
	TEST_OPEN	4585	-691.5
230	TEST_OPEN	4655	-691.5
231	TEST OPEN	4725	-691.5
232	TEST_OPEN	4795	-691.5
	GND	4865	-691.5
	GND	4935	-691.5
	GND	5005	-691.5
	GND	5075	-691.5
	GND	5145	-691.5
	GND	5215	-691.5
	GND	5285	-691.5
	GND	5355	-691.5
	VCCI	5425	-691.5
	VCCI	5495	-691.5
	VCCI	5565	-691.5
	VCCI	5635	-691.5
	VCCI	5705	-691.5
	VCCI	5775	-691.5
	VCCI	5845	-691.5
	VCCI	5915	-691.5
	TEST OPEN	5985	-691.5
	TEST_OPEN	6055	-691.5
200	0 0	0000	301.0

Pad No	Pad Name	Х	Y
	TEST_OPEN	6125	-691.5
	TEST_OPEN	6195	-691.5
253		6265	-691.5
	RDX	6335	-691.5
	WRX	6405	-691.5
	D/CX	6475	-691.5
	CSX	6545	-691.5
258		6615	-691.5
259		6685	-691.5
260		6755	-691.5
261		6825	-691.5
262		6895	-691.5
263		6965	-691.5
	TEST_OPEN	7035	-691.5
	TEST_OPEN TEST_OPEN	7035	-691.5
	TEST_OPEN TEST_OPEN	7105	-691.5 -691.5
267		7175	-691.5 -691.5
268		7315	-691.5 -691.5
269		7315	-691.5
270		7455	-691.5
	D10	7525	-691.5
	D10	7525 7595	-691.5
	D12	7665	-691.5
274	D13	7735	-691.5
	D14	7805	-691.5
	D15	7875	-691.5
	16/8X	7945	-691.5
	TEST_OPEN	8015	-691.5
	TEST_OPEN	8085	-691.5
	TEST_OPEN	8155	-691.5
	RESX	8225	-691.5
		8295	-691.5
		8365	-691.5
	TEST_OPEN	8435	-691.5
	TEST_OPEN	8505	-691.5
	TEST_OPEN	8575	-691.5
	TEST_OPEN	8645	-691.5
	TEST_OPEN	8715	-691.5
	TEST_OPEN	8785	-691.5
	TEST_OPEN	8855	-691.5
291	TEST_OPEN	8925	-691.5
292	TEST OPEN	8995	-691.5
	_	9065	-691.5
	TEST_OPEN	9135	-691.5
	TEST_GND	9205	-691.5
	TEST_GND	9275	-691.5
	TEST_GND	9345	-691.5
	TEST_GND	9415	-691.5
	TEST_GND	9485	-691.5
300	TEST_GND TEST_GND	9555	-691.5
300	ILOI_GIND	3000	-031.3



Pad No	Pad Name	Х	Y
301	TEST GND	9625	-691.5
302	TEST_GND	9695	-691.5
	TEST_OPEN	9765	-691.5
	TEST OPEN	9835	
	TEST OPEN	9905	
	TEST_OPEN	9975	
	GND	10045	
	GND	10115	
	VCC	10185	
	VCC	10255	
	VCC	10325	-691.5
	VCC	10395	-691.5
	VCC	10465	-691.5
	VCC	10535	-691.5
	VCC	10605	-691.5
	VCC	10675	-691.5
	VCC	10745	-691.5
	VCC	10815	
	TEST_GND	10885	-691.5
	TEST_GND	10955	-691.5
	TEST_GND	11025	
	TEST_GND	11025	
	GND	11165	
	GND	11235	
	GND	11305	
	TEST_OPEN	11375	-691.5
	TEST_ESD	11560	706
	TEST_ESD	11480	706
	VGH	11400	706
	VGL	11320	706
	TEST_OG	11240	706
	S240	11160	706
	S239	11080	706
	S238	11000	706
	S237	10920	706
	S236	10840	706
	S235	10760	706
	S234 S233	10680 10600	706 706
	\$232	10520	706
	S231	10320	706
	S230	10360	706
	S229	10280	706
	S228	10200	706
	S227	10200	706
	S226	10040	706 706
	S225		
		9960	706
	S224	9880	706
	S223	9800	706
350	S222	9720	706

Pad No	Pad Name	X	Υ
	S221	9640	706
	S220	9560	706
	S219	9480	706
	S218	9400	706
	S217	9320	706
	S216	9240	706
	S215	9160	706
	S214	9080	706
	S213	9000	706
	S212	8920	706
361	S211	8840	706
	S210	8760	706
363	S209	8680	706
	S208	8600	706
	S207	8520	706
	S206	8440	706
	S205	8360	706
	S204	8280	
	S203	8200	706 706
	S202	8120	706
	S201	8040	706
	S200	7960	706
	S199	7880	706
	S198	7800	706
	S197	7720	
	S196	7640	706 706
377	S195	7560	706
	S194	7480	706
	S193	7400	706
	S192	7320	706
	S191	7240	706
	S190	7160	706
	S189	7080	706
	S188	7000	706
	S187	6920	706
	S186	6840	706
	S185	6760	706
	S184	6680	706
	S183	6600	706
	S182	6520	706
391	S181	6440	706
	S180	6360	706
	S179	6280	706
	S178	6200	706
	S177	6120	706
	S176	6040	706
	S175	5960	706
	S174	5880	706
	S173	5800	706
400	S172	5720	706



Pad No	Pad Name	Х	Υ
401	S171	5640	706
	S170	5560	706
	S169	5480	706
	S168	5400	706
	S167	5320	706
	S166	5240	706
	S165	5160	706
	S164	5080	706
	S163	5000	706
	S162	4920	706
	S161	4840	706
	S160	4760	706
	S159	4680	706
	S158	4600	706
	S157	4520	706
	S156	4440	706
417		4360	706
	S154	4280	706
	S154 S153	4200	706
	S152	4120	706
	S152 S151	4040	706
	S150	3960	
	S149		706
		3880	706
	S148	3800	706
	S147	3720	706
	S146	3640	706
	S145	3560	706
	S144	3480	706
	S143	3400	706
	S142	3320	706
431		3240	706
432		3160	706
433		3080	706
	S138	3000	706
	S137	2920	706
	S136	2840	706
	S135	2760	706
	S134	2680	706
	S133	2600	706
	S132	2520	706
	S131	2440	706
	S130	2360	706
	S129	2280	706
	S128	2200	706
	S127	2120	706
	S126	2040	706
447		1960	706
448		1880	706
449		1800	706
450	S122	1720	706

Pad No	Pad Name	X	Y
			-
451	S121	1640	706
452	TEST_OG	1560	706
453	TEST_OPEN	1360	706
454	TEST_OPEN	1200	706
455	TEST_OPEN	1040	706
456	TEST_OPEN	880	706
457	TEST_OPEN	720	706
458	TEST_OPEN	560	706
459	TEST_OPEN	400	706
460	TEST_OPEN	240	706
461	TEST_OPEN	80	706
462	TEST_OPEN	-80	706
463	TEST_OPEN	-240	706
464	TEST_OPEN	-400	706
465	TEST_OPEN	-560	706
466	TEST_OPEN	-720	706
467	TEST_OPEN	-880	706
468	TEST_OPEN	-1040	706
469	TEST_OPEN	-1200	706
470	TEST_OPEN	-1360	706
471	TEST_OG	-1560	706
	S120	-1640	706
	S119	-1720	706
	S118	-1800	706
	S117	-1880	706
	S116	-1960	706
477	S115	-2040	706
478	S114	-2120	706
479	S113	-2200	706
	S112	-2280	706
481	S111	-2360	706
	S110	-2440	706
	S109	-2520	706
	S108	-2600	706
	S107	-2680	706
	S106	-2760	706
	S105	-2840	706
	S104	-2920	706
	S103	-3000	706
	S102	-3080	706
	S101	-3160	706
	S100	-3240	706
	S99	-3320	706
	S98	-3400	706
	S97	-3480	706
	S96	-3560	706
	S95	-3640	706
	S94	-3720	706
	S93	-3800	706
500	S92	-3880	706



Pad No	Pad Name	X	Υ
501	S91	-3960	706
	S90	-4040	706
	S89	-4120	706
	S88	-4200	706
	S87	-4280	706
	S86	-4360	706
507	S85	-4440	706
	S84	-4520	706
	S83	-4600	706
	S82	-4680	706
	S81	-4760	706
	S80	-4840	706
	S79	-4920	706
	S78	-5000	706
	S77	-5080	706
	S76	-5160	706
	S75	-5240	706
	S74	-5320	706
	S73	-5400	706
	S72	-5480	706
521		-5560	706
522	S70	-5640	706
	S69	-5720	706
	S68	-5800	706
	S67	-5880	706
	S66	-5960	706
	S65	-6040	706
	S64	-6120	706
	S63	-6200	706
	S62	-6280	706
	S61	-6360	706
	S60	-6440	706
	S59	-6520	706
	S58	-6600	706
	S57	-6680	706
	S56	-6760	706
537	S55	-6840	706
	S54	-6920	706
	S53	-7000	706
	S52	-7080	706
	S51	-7160	706
	S50	-7240	706
	S49	-7320	706
	S48	-7400	706
	S47	-7480	706
	S46	-7560	706
	S45	-7640	706
	S44	-7720	706
	S43	-7800	706
550	S42	-7880	706
550	- ·-	. 550	

Pad No	Pad Name	X	Υ
551		-7960	706
	S40	-8040	706
	S39	-8120	706
	S38	-8200	706
	S37	-8280	706
556	S36	-8360	706
	S35	-8440	706
558	S34	-8520	706
559	S33	-8600	706
	S32	-8680	706
561	S31	-8760	706
562	S30	-8840	706
563	S29	-8920	706
564	S28	-9000	706
	S27	-9080	706
566	S26	-9160	706
567	S25	-9240	706
	S24	-9320	706
	S23	-9400	706
	S22	-9480	706
	S21	-9560	706
	S20	-9640	706
	S19	-9720	706
	S18	-9800	706
	S17	-9880	706
	S16	-9960	706
577		-10040	706
	S14	-10120	706
	S13	-10200	706
	S12	-10280	706
	S11	-10360	706
	S10	-10440	706
583		-10520	706
584		-10600	706
585		-10680	706
586		-10760	706
587		-10840	
588		-10920	706
589		-11000	706
590		-11080	706
591		-11160	706
592		-11240	706
593		-11320	706
594		-11400	706
594 595		-11400	706
595 596		-11560	706
590	TLOT_OF LIN	-11300	700
		1	



6. Function Description

6.1. DC/DC Converter

6.1.1. Power supply spec

Table6.1.1-1. External supply voltage

Pin Name	Connect to	Function	Note
VCCI	Bypass capacitor	Power supply for Logic and I/F circuits.	1.65V ~ 1.95V
VCC	Bypass capacitor	Power supply for LCD drive signal generate circuit.	2.60V ~ 2.95V
VCCA	VCC	Power supply for reference voltage	2.60V ~ 2.95V

Table6.1.1-2 Inside generate voltage

Pin Name	Connect to	Function	Note
VOUT1	Bypass capacitor	VOUT1=2xVCC	
VREG	Bypass capacitor	Regulator output for analog circuit	VREG <vout1-0.3v< td=""></vout1-0.3v<>
VR1	Bypass capacitor	Regulator output for VGH,VGL	VR1 <vout1-0.5v< td=""></vout1-0.5v<>
VR2	Bypass capacitor	Regulator output for VGH and VGL	VR2 <vout1-0.5v< td=""></vout1-0.5v<>
VGH	Bypass capacitor	Power supply for TFT LCD VGH=2xVR1+VR2	9.0V ~ 10.5V
VGL	Bypass capacitor	Power supply for TFT LCD VGL=(-1)x(VR1+VR2)	-6.75V ~ -5.25V
VCL	Bypass capacitor	Power supply for VCOML circuit VCL=(-1)xVCC.	
VCOMH	Bypass capacitor	Power supply for VCOM high level output	2.91V ~ 4.6V at VREG=4.6V
VCOML	Bypass capacitor	Power supply for VCOM low level output	-1.37V ~ 0.48V VCOML>VCL+0.5V



6.1.2. Step up chart




Fig6.1.2-1



6.1.3 VREG configuration

VREG shall be set lower than VOUT1-0.3V.

	R	VREG output			
VREG[4]	VREG[3]	VREG[2]	VREG[1]	VREG[0]	voltage (V)
0	0	0	0	0	Hi-Z
0	0	0	0	1	3.499
0	0	0	1	0	3.571
0	0	0	1	1	3.642
0	0	1	0	0	3.714
0	0	1	0	1	3.785
0	0	1	1	0	3.857
0	0	1	1	1	3.928
0	1	0	0	0	4.000
0	1	0	0	1	4.071
0	1	0	1	0	4.143
0	1	0	1	1	4.214
0	1	1	0	0	4.286
0	1	1	0	1	4.357
0	1	1	1	0	4.429
0	1	1	1	1	4.500
1	0	0	0	0	4.572
1	0	0	0	1	4.643
1	0	0	1	0	4.715
1	0	0	1	1	4.786
1	0	1	0	0	4.858
1	0	1	0	1	4.929
1	0	1	1	0	5.001
1	0	1	1	1	5.072
1	1	0	0	0	5.144
1	1	0	0	1	5.215
1	1	0	1	0	5.287
1	1	0	1	1	5.358
1	1	1	0	0	5.430
1	1	1	0	1	5.501
1	1	1	1	0	5.573
1	1	1	1	1	5.644



6.1.4 VR1 Regulator configuration

VR1 shall be set lower than VOUT1-0.5V...

	VR1 output			
VR1[3]	VR1[2]	VR1[2] VR1[1] VR1[0]		voltage (V)
0	0	0	0	Hi-Z
0	0	0	1	2.838
0	0	1	0	2.970
0	0	1	1	3.102
0	1	0	0	3.234
0	1	0	1	3.366
0	1 1	1	0	3.498
0	1	1	1	3.630
1	0	0	0	3.762
1	0	0	1	3.894
1	0	1	0	4.026
1	0	1	1	4.158
1	1	0	0	4.290
1	1	0	1	4.422
1	1	1	0	4.554
1	1	1	1	4.686

6.1.5. VR2 Regulator configuration

VR2 shall be set lower than VOUT1-0.5V.

	Register value							
VR2[3]	VR2[2]	VR2[1]	VR2[0]	voltage (V)				
0	0	0	0	Hi-Z				
0	0	0	1	1.265				
0	0	1	0	1.430				
0	0	1	1	1.595				
0	1	0	0	1.760				
0	1	0	1	1.925				
0	1	1	0	2.090				
0	1	1	1	2.255				
1	0	0	0	2.420				
1	0	0	1	2.585				
1	0	1	0	2.750				
1	0	1	1	2.915				
1	1	0	0	3.080				
1	1	1 0		3.245				
1	1	1	0	3.410				
1	1	1	1	3.575				



6.1.6. VGH and VGL configuration

VGH and VGL are set with VR1 and VR2. Top column of each condition shows VGH. Bottom column of each condition shows VGL. Colored column meet target voltage.

									VR1 (V)							
		2.84	2.97	3.10	3.23	3.37	3.50	3.63	3.76	3.89	4.03	4.16	4.29	4.42	4.55	4.69
	1.27	6.94	7.21	7.47	7.73	8.00	8.26	8.53	8.79	9.05	9.32	9.58	9.85	10.11	10.37	10.64
		-4.10	-4.24	-4.37	-4.50	-4.63	-4.76	-4.90	-5.03	-5.16	-5.29	-5.42	-5.56	-5.69	-5.82	-5.95
	1.43	7.11	7.37	7.63	7.90	8.16	8.43	8.69	8.95	9.22	9.48	9.75	10.01	10.27	10.54	10.80
		-4.27	-4.40	-4.53	-4.66	-4.80	-4.93	-5.06	-5.19	-5.32	-5.46	-5.59	-5.72	-5.85	-5.98	-6.12
	1.60	7.27	7.54	7.80	8.06	8.33	8.59	8.86	9.12	9.38	9.65	9.91	10.18	10.44	10.70	10.97
		-4.43	-4.57	-4.70	-4.83	-4.96	-5.09	-5.23	-5.36	-5.49	-5.62	-5.75	-5.89	-6.02	-6.15	-6.28
	1.76	7.44	7.70	7.96	8.23	8.49	8.76	9.02	9.28	9.55	9.81	10.08	10.34	10.60	10.87	11.13
		-4.60	-4.73	-4.86	-4.99	-5.13	-5.26	-5.39	-5.52	-5.65	-5.79	-5.92	-6.05	-6.18	-6.31	-6.45
	1.93	7.60	7.87	8.13	8.39	8.66	8.92	9.19	9.45	9.71	9.98	10.24	10.51	10.77	11.03	11.30
		-4.76	-4.90	-5.03	-5.16	-5.29	-5.42	-5.56	-5.69	-5.82	-5.95	-6.08	-6.22	-6.35	-6.48	-6.61
	2.09	7.77	8.03	8.29	8.56	8.82	9.09	9.35	9.61	9.88	10.14	10.41	10.67	10.93	11.20	11.46
		-4.93	-5.06	-5.19	-5.32	-5.46	-5.59	-5.72	-5.85	-5.98	-6.12	-6.25	-6.38	-6.51	-6.64	-6.78
	2.26	7.93	8.20	8.46	8.72	8.99	9.25	9.52	9.78	10.04	10.31	10.57	10.84	11.10	11.36	11.63
		-5.09	-5.23	-5.36	-5.49	-5.62	-5.75	-5.89	-6.02	-6.15	-6.28	-6.41	-6.55	-6.68	-6.81	-6.94
VR2	2.42	8.10	8.36	8.62	8.89	9.15	9.42	9.68	9.94	10.21	10.47	10.74	11.00	11.26	11.53	11.79
(V)		-5.26	-5.39	-5.52	-5.65	-5.79	-5.92	-6.05	-6.18	-6.31	-6.45	-6.58	-6.71	-6.84	-6.97	-7.11
	2.59	8.26	8.53	8.79	9.05	9.32	9.58	9.85	10.11	10.37	10.64	10.90	11.17	11.43	11.69	11.96
		-5.42	-5.56	-5.69	-5.82	-5.95	-6.08	-6.22	-6.35	-6.48	-6.61	-6.74	-6.88	-7.01	-7.14	-7.27
	2.75	8.43	8.69	8.95	9.22	9.48	9.75	10.01	10.27	10.54	10.80	11.07	11.33	11.59	11.86	12.12
		-5.59	-5.72	-5.85	-5.98	-6.12	-6.25	-6.38	-6.51	-6.64	-6.78	-6.91	-7.04	-7.17	-7.30	-7.44
	2.92	8.59	8.86	9.12	9.38	9.65	9.91	10.18	10.44	10.70	10.97	11.23	11.50	11.76	12.02	12.29
		-5.75	-5.89	-6.02	-6.15	-6.28	-6.41	-6.55	-6.68	-6.81	-6.94	-7.07	-7.21	-7.34	-7.47	-7.60
	3.08	8.76	9.02	9.28	9.55	9.81	10.08	10.34	10.60	10.87	11.13	11.40	11.66	11.92	12.19	12.45
		-5.92	-6.05	-6.18	-6.31	-6.45	-6.58	-6.71	-6.84	-6.97	-7.11	-7.24	-7.37	-7.50	-7.63	-7.77
	3.25	8.92	9.19	9.45	9.71	9.98	10.24	10.51	10.77	11.03	11.30	11.56	11.83	12.09	12.35	12.62
		-6.08	-6.22	-6.35	-6.48	-6.61	-6.74	-6.88	-7.01	-7.14	-7.27	-7.40	-7.54	-7.67	-7.80	-7.93
	3.41	9.09	9.35	9.61	9.88	10.14	10.41	10.67	10.93	11.20	11.46	11.73	11.99	12.25	12.52	12.78
		-6.25	-6.38	-6.51	-6.64	-6.78	-6.91	-7.04	-7.17	-7.30	-7.44	-7.57	-7.70	-7.83	-7.96	-8.10
	3.58	9.25	9.52	9.78	10.04	10.31	10.57	10.84	11.10	11.36	11.63	11.89	12.16	12.42	12.68	12.95
		-6.41	-6.55	-6.68	-6.81	-6.94	-7.07	-7.21	-7.34	-7.47	-7.60	-7.73	-7.87	-8.00	-8.13	-8.26





6.1.7. VCOM amplitude configuration

VCOM amplitude is defined with VDM and its calculation is as below.

VCOM amplitude = VREG x (0.6048+0.0021*VDM)

(Note) VCOML shall be higher than VCL+0.5V.

Please set VDM and VCM to meet above condition.)

HEX	VDM7	VDM6	VDM5	VDM4	VDM3	VDM2	VDM1	VDM0	VCOM amplitude
00'h	0	0	0	0	0	0	0	0	VREG X 0.6048
01'h	0	0	0	0	0	0	0	1	VREG X 0.6069
02'h	0	0	0	0	0	0	1	0	VREG X 0.6090
03'h	0	0	0	0	0	0	1	1	VREG X 0.6111
04'h	0	0	0	0	0	1	0	0	VREG X 0.6132
05'h	0	0	0	0	0	1	0	1	VREG X 0.6153
06'h	0	0	0	0	0	1	1	0	VREG X 0.6174
07'h	0	0	0	0	0	1	1	1	VREG X 0.6195
08'h	0	0	0	0	1	0	0	0	VREG X 0.6216
<u> </u>									
F7'h	1	1	1	1	0	1	1	1	VREG X 1.1235
F8'h	1	1	1	1	1	0	0	0	VREG X 1.1256
F9'h	1	1	1	1	1	0	0	1	VREG X 1.1277
FA'h	1	1	1	1	1	0	1	0	VREG X 1.1298
FB'h	1	1	1	1	1	0	1	1	VREG X 1.1319
FC'h	1	1	1	1	1	1	0	0	VREG X 1.1340
FD'h	1	1	1	1	1	1	0	1	VREG X 1.1361
FE'h	1	1	1	1	1	1	1	0	VREG X 1.1382
FF'h	1	1	1	1	1	1	1	1	VREG X 1.1403

Please, set VDM,VCM with below conditions

1) 2.7V < VCOMH < VREG

VCOMH becomes VREG level when VCOMH setting level larger than VREG level. VCOMH<2.7V is setting disable. If VCOMH set smaller than 2.7V, it's AC and DC characteristics are outside of the grantee.

2) VCOML > VCL + 0.5V

If VCOML>VCL+0.5V, VCOML's AC and DC characteristics are outside of the grantee as same to above VCOMH(VCOMH<2.7V).



6.1.8. VCOM center configuration

VCOM center value is defined with VCM and its calculation is as below.

VCOM center = VREG x (0.23455+0.00105*VCM)

(Note) VCOML shall be higher than VCL+0.5V.

Please set VDM and VCM to meet above condition.)

HEX	VCM7	VCM6	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0	COM center voltage
00'h	0	0	0	0	0	0	0	0	VREG X 0.23455
01'h	0	0	0	0	0	0	0	1	VREG X 0.23560
02'h	0	0	0	0	0	0	1	0	VREG X 0.23665
03'h	0	0	0	0	0	0	1	1	VREG X 0.23770
04'h	0	0	0	0	0	1	0	0	VREG X 0.23875
05'h	0	0	0	0	0	1	0	1	VREG X 0.23980
06'h	0	0	0	0	0	1	1	0	VREG X 0.24085
07'h	0	0	0	0	0	1	1	1	VREG X 0.24190
08'h	0	0	0	0	1	0	0	0	VREG X 0.24295
į .									
<u> </u>									·
F7'h	1	1	1	1	0	1	1	1	VREG X 0.49390
F8'h	1	1	1	1	1	0	0	0	VREG X 0.49390
F9'h	1	1	1	1	1	0	0	1	VREG X 0.49600
FA'h	1	1	1	1	1	0	1	0	VREG X 0.49705
FB'h	1	1	1	1	1	0	1	1	VREG X 0.49810
FC'h	1	1	1	1	1	1	0	0	VREG X 0.49915
FD'h	1	1	1	1	1	1	0	1	VREG X 0.50020
FE'h	1	1	1	1	1	1	1	0	VREG X 0.50125
FF'h	1	1	1	1	1	1	1	1	VREG X 0.50230

Please, set VDM, VCM with below conditions

2) 2.7V < VCOMH < VREG

VCOMH becomes VREG level when VCOMH setting level larger than VREG level. VCOMH<2.7V is setting disable. If VCOMH set smaller than 2.7V, it's AC and DC characteristics are outside of the grantee.


2) VCOML > VCL + 0.5V

If VCOML>VCL+0.5V, VCOML's AC and DC characteristics are outside of the grantee as same to above VCOMH(VCOMH<2.7V).




6.2 Gray Scale generation circuit

6.2.1. Block diagram






6.2.2. Resistance Array-1



CONFIDENTIAL



6.2.3. Resistance Array-2





7.Command

7.1.Command List

Operational Code	Function	Read/ Write/ Command	Number Of Parameter	Parameters
00	No Operation	С	0	
01	Software reset	С	0	
04	Read Display Identification Information	R	4	
09	Read Display Status	R	5	
0A	Read Display Power Mode	R	1	
0B	Read Display MADCTL	R	1	
0C	Read Display Pixel Format	R	1	
0D	Read Display Image Mode	R	1	
0E	Read Display Signal Mode	R	1	
0F	Read Display Self Diagnostic Result	R	1	
10	Sleep in	С	0	
11	Sleep out	С	0	
12	Partial Mode On	С	0	
13	Normal Display Mode On	С	0	
20	Display Inversion off	С	0	
21	Display Inversion on	С	0	
26	Gamma Set	W	1	format: 1 byte for curve selection
28	Display off	С	0	
29	Display on	С	0	
2A	Column Address Set	W	4	format:
				2 bytes for leftmost Column counter
				2 bytes for rightmost Column counter
2B	Page Address Set	W	4	format:
				2 bytes for top line pointer
				2 bytes for bottom line pointer



0		Read/	Number	
Operational Code	Function	Write/	Of	Parameters
Code		Command	Parameter	
2C	Memory Write	W	Any length	Successive video data stream format:
				In 4,096 colour mode (16/8X = High),
				Phase 1 D[150]=R[30]G[30]B[30]
				Phase 2 D[150]=R[30]G[30]B[30]
				In 64k colour mode (16/8X = High),
				Phase 1 D[150]=R[40]G[50]B[40]
				Phase 2 D[150]=R[40]G[50]B[40]
				In 262k colour mode (16/8X = High),
				Phase 1 D[150]=R[50]G[50]
				Phase 2 D[150]=B[50]R[50]
				Phase 3 D[150]=G[50]B[50]
				In 16.7M colour mode (16/8X = High),
				Phase 1 D[150]=R[70]G[70]
				Phase 2 D[150]=B[70]R[70]
				Phase 3 D[150]=G[70]B[70]
				In 4,096 colour mode (16/8X = Low),
				Phase 1 D[70]=R[30]G[30]
				Phase 2 D[70]=B[30]R[30]
				Phase 3 D[70]=G[30]B[30]
				In 64k colour mode (16/8X = Low),
				Phase 1 D[70]=R[40]G[53]
				Phase 2 D[70]=G[20]B[40]
				In 262k colour mode (16/8X = Low),
				Phase 1 D[70]=R[50]
				Phase 2 D[70]=G[50]
				Phase 3 D[70]=B[50]
				In 16.7M colour mode (16/8X = Low),
				Phase 1 D[70]=R[70]
				Phase 2 D[70]=G[70]
				Phase 3 D[70]=B[70]
2D	Colour set	W	192	format:
				64 bytes for R, G and B colours to be stored in
		-		the look-up table
2E	Memory Read	R	Any length	Successive video data stream
				Format in all colour modes (16/8X = High),
				Phase 1 D[150]=R[70]G[70]
				Phase 2 D[150]=B[70]R[70]
				Phase 3 D[150]=G[70]B[70]
				Format in all colour modes (16/8X = Low),
				Phase 1 D[150]=R[70]
				Phase 2 D[150]=G[70]
				Phase 3 D[150]=B[70]



Operational Code	Function	Read/ Write/ Command	Number Of Parameter	Parameters
30	Partial area	W	4	format:
30		VV	4	
				2 byte for top line pointer
				2 byte for bottom line pointer
33	Vertical Scrolling Definition	W	6	format:
				2 byte for fixed area top line pointer
				2 byte for scrolling area height
				2 byte for fixed area bottom line pointer
34	Tearing Effect Line Off	С	0	
35	Tearing Effect Line On	W	1	1 byte for Tearing Effect Line Mode selection.
36	Memory Access Control	W	1	1 byte for memory scan direction
37	Vertical scrolling start Address	W	2	2 byte for line pointer
38	Idle Mode off	С	0	-
39	Idle Mode on	С	0	-
3A	Interface pixel format	W	1	Please Refer to Table in Section 9.2.33.
DA	Read ID1	R	(1)	xx for xx Corporation
DB	Read ID2	R	(1)	format: 128 to 255 for module version.
DC	Read ID3	R	(1)	xx for this project.

Note 1: Undefined commands are treated as NOP (00H) command.

Note 2: B0 to D9 and DE to FF are for factory use of display supplier. Default value is NOP(00H).

Note 3: Commands 10H, 12H, 13H, 20H, 21H, 26H, 28H, 29H, 30H, 33H, 36H (Bit B4 only), 37H, 38H and 39H are updated during V-sync when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Read status (09H), Read Display Power Mode (0AH), Read Display MADCTL (0BH), Read Display Pixel Format (0CH), Read Display Image Mode (0DH), Read Display Signal Mode (0EH) and Read Display Self Diagnostic Result (0FH) of these commands is updated immediately both in Sleep In mode and Sleep Out mode.



7.2. Command Description

7.2.1. NOP (00h)

00 H		NOP (No Operation)																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	B6	B5	В4	ВЗ	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	00
Parameter	NO PA	RAMETE	ĒR																	
Description	Howev (Memo	er it can	is an em be used and RA	to te	rmin	ate F	ram	е Ме	mory	/ Wri	te or									
Restriction																				
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In										,	Ye Ye	ability es es es es	y						
Default	Status Default Value Power On Sequence N/A SW Reset N/A HW Reset N/A																			
Flow Chart																				



7.2.2. Software Reset (01h)

01 H		10001	(0111)				SWF	RESE	T (S	oftw	are F	2656	t)							
0111	D (0)(551																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	В3	B2	B1	B0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	1	01
Parameter	NO PA	RAMET	ER																	
Description	parame Note: 1	When the Software Reset command is written, it causes a software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.) Note: The Frame Memory contents are unaffected by this command X = don't care.																		
Restriction	The dis	It will be necessary to wait 5msec before sending new command following software reset. The display module loads all display supplier's factory default values to the registers during this 5msec. If Software Reset is applied during Sleep Out mode, it will be necessary to wait 120msec before sending Sleep out command. Software Reset Command cannot be sent during Sleep Out sequence.																		
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In									Availability Yes Yes Yes Yes Yes Yes Yes										
Default		Power SW Re		uenc		atus						D	N N	t Val /A /A /A	ue					
Flow Chart	Display whole blank screen Set Commands to S/W Default Value Sleep In Mode										\begin{align*}	Lege Comm Disp Acti	eter olay de							



04 H		RDDIDIF (Read Display Identification Information)																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	В5	В4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	1	0	0	04
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Χ	Х	xx								
3rd parameter	1		1	x	Х	х	Х	х	x	X	Х	1	V6	V5	V4	V3	V2	V1	V0	80 FF
4th parameter	1		1	Х	Х	Х	Х	Х	Х	X	Х	xx								
	The 1s The 2r The 3r 1=Mod supplie	This read byte returns 24-bit display identification information. The 1st Parameter is dummy read. The 2nd Parameter identifies the LCD module's manufacturer. The 3rd Parameter has 2 purposes. Bit7 (MSB) defines the type of panel. 0=Driver (STN B/W), 1=Module (Colour). Bits 60 are used to track the LCD module/driver version. It is defined by display supplier (with end customer's agreement) and it changes each time a revision is made to the display, material or construction specifications. See Table:																		

Description

ID Byte Value V[70]	Version	Changes
80h		
81h		
82h		
83h		

The 4th parameter identifies the LCD module/driver.

X = Don't care.

Restriction


Register
Availability
•

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	See Description
SW Reset	See Description
HW Reset	See Description







7.2.4. Read Display Status (09h)

09 H	RDDST (Read Display Status)																			
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	ВЗ	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	0	0	1	09
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D 31	D 30	D 29	D 28	D 27	D 26	D 25	0	ХХ
3rd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	0	D 22	D 21	D 20	D 19	D 18	D 17	D 16	xx
4th parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D 15	0	D 13	0	0	D 10	D 9	D 8	хх
5th parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D 7	D 6	D 5	0	0	0	0	0	xx

This command indicates the current status of the display as described in the table below: -

Bit	Description	Comment	Bit	Description	Comment
31	Booster Voltage Status		15	Vertical Scrolling Status	
30	Page Address Order		14	Horizontal Scrolling Status	Set to '0'
29	Column Address Order		13	Inversion Status	
28	Page/Column Order		12	All Pixels On	Set to '0'
27	Vertical Order		11	All Pixels Off	Set to '0'
26	RGB/BGR Order		10	Display On/Off	
25	Horizontal Order		9	Tearing Effect On/Off	
24	Switching between Segment outputs and RAM	Set to '0'	8		
23	Switching between Common outputs and RAM	Set to '0'	7	Gamma Curve Selection	
22	Interface Colour Pixel Format		6		
21	Definition		5	Tearing Effect Output Line Mode	
20	Definition		4	For Future Use	Set to '0'
19	Idle Mode On/Off		3	For Future Use	Set to '0'
18	Partial Mode On/Off		2	For Future Use	Set to '0'
17	Sleep In/Out		1	For Future Use	Set to '0'
16	Display Normal Mode On/Off		0	For Future Use	Set to '0'

Description

- Bit D31 Booster Voltage Status
 - '0' = Booster Off.
 - '1' = Booster On.
- Bit D30 Page Address Order
 - '0' = Top to Bottom (When MADCTL B7='0').
 - '1' = Bottom to Top (When MADCTL B7='1').
- Bit D29 Column Address Order
 - '0' = Left to Right (When MADCTL B6='0').
 - '1' = Right to Left (When MADCTL B6='1').
- Bit D28 Page/Column Order
 - '0' = Normal Mode (When MADCTL B5='0').
 - '1' = Reverse Mode (When MADCTL B5='1').

Note: For Bits D30 to D28, also refer to Section 8.2.3.



- Bit D27 Line Address Order
 - '0' = LCD Refresh Top to Bottom (When MADCTL B4='0').
 - '1' = LCD Refresh Bottom to Top (When MADCTL B4='1').
- Bit D26 RGB/BGR Order
 - '0' = RGB (When MADCTL B3='0').
 - '1' = BGR (When MADCTL B3='1').
- Bit D25 Display Data Latch Data Order (if this bit is not available, so it is set to '0')
 - '0' = LCD Refresh Left to Right (When MADCTL B2='0').
 - '1' = LCD Refresh Right to Left (When MADCTL B2='1').

Note: For Bits D27, D26, D25, also refer to Section 9.2.29.

- Bit D24 Switching Between Segment Outputs and RAM This bit is not applicable for this project, so it is set to '0'
- Bit D23 Switching Between Common Outputs and RAM This bit is not applicable for this project, so it is set to '0'
- Bits D22, D21, D20 Interface Colour Pixel Format Definition

Interface Format	D22	D21	D20	
Not Defined	0	0	0	
Not Defined	0	0	1	
Not Defined	0	1	0	
12 bit/pixel	0	1	1	
Not Defined	1	0	0	
16 bit/pixel	1	0	1	
18 bit/pixel	1	1	0	
24 bit/pixel	1	1	1	

Description

- Bit D19 Idle Mode On/Off
 - '0' = Idle Mode Off.
 - '1' = Idle Mode On.
- Bit D18 Partial Mode On/Off
 - '0' = Partial Mode Off.
 - '1' = Partial Mode On.
- Bit D17 Sleep In/Out
 - '0' = Sleep In Mode.
 - '1' = Sleep Out Mode.
- Bit D16 Display Normal Mode On/Off
 - '0' = Display Normal Mode Off.
 - '1' = Display Normal Mode On.
- Bit D15 Vertical Scrolling On/Off
 - '0' = Vertical Scrolling is Off.
 - '1' = Vertical Scrolling is On.
- Bit D14 Horizontal Scrolling Status

This bit is not applicable for this project, so it is set to '0'

- Bit D13 Inversion On/Off
 - '0' = Inversion is Off.
 - '1' = Inversion is On.



• Bit D12 - All Pixels On

This bit is not applicable for this project, so it is set to '0'

• Bit D11 - All Pixels Off

This bit is not applicable for this project, so it is set to '0'

• Bit D10 - Display On/Off

'0' = Display is Off.

'1' = Display is On.

• Bit D9 - Tearing Effect Line On/Off

'0' =Tearing Effect Line Off.

'1' = Tearing Effect On.

• Bits D8, D7, D6 - Gamma Curve Selection

Description

Gamma Curve Selection	D8	D7	D6	Gamma Set (26h) Parameter
Gamma Curve 1	0	0	0	GC0
Gamma Curve 2	0	0	1	GC1
Gamma Curve 3	0	1	0	GC2
Gamma Curve 4	0	1	1	GC3
Not Defined	1	0	0	Not Defined
Not Defined	1	0	1	Not Defined
Not Defined	1	1	0	Not Defined
Not Defined	1	1	1	Not Defined

• Bit D5 - Tearing Effect Line Output Mode.

'0' = Mode 1, V-Blanking only.

'1' = Mode 2, both H-Blanking and V-Blanking.

• Bits D4, D3, D2, D1, D0 are for future use and are set to '0'.

X = Don't care

Restriction


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	See Description
SW Reset	See Description
HW Reset	See Description







7.2.5. Read Display Power Mode (0Ah)

0A H		RDDPM (Read Display Power Mode)																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	В4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	0	1	0	0A
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	0	0	XX

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Booster Voltage Status	
D6	Idle Mode On/Off	
D5	Partial Mode On/Off	
D4	Sleep In/Out	
D3	Display Normal Mode On/Off	
D2	Display On/Off	
D1	Not Defined	Set to '0'
D0	Not Defined	Set to '0'

- Bit D7 Booster Voltage Status
 - '0' = Booster Off or has a fault.
 - '1' = Booster On and working OK (Meets optical characteristic. See chapter 8.7).
- Bit D6 Idle Mode On/Off
 - '0' = Idle Mode Off.
 - '1' = Idle Mode On.

Description

- Bit D5 Partial Mode On/Off
 - '0' = Partial Mode Off.
 - '1' = Partial Mode On.
- Bit D4 Sleep In/Out
 - '0' = Sleep In Mode.
 - '1' = Sleep Out Mode.
- Bit D3 Display Normal Mode On/Off
 - '0' = Display Normal Mode Off.
 - '1' = Display Normal Mode On.
- Bit D2 Display On/Off
 - '0' = Display is Off.
 - '1' = Display is On.
- Bit D1 Not Defined
 - 'This bit is not applicable for this project, so it is set to '0'
- Bit D0 Not Defined
 - 'This bit is not applicable for this project, so it is set to '0'

X = Don't care

Restriction



	Status	Availability	
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes	
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes	
	Partial Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
	Status	Default Value	
Default	Power On Sequence	08 _{HEX}	
Derault	SW Reset	08 _{HEX}	
	HW Reset	08 _{HEX}	
Flow Chart	Dummy Read Send 2 nd Parameter	Lege Comr Param Dist Act	eter olay olay de
		Seque	ential sfer



7.2.6. Read Display MADCTL (0Bh)

0B H		RDDMADCTL (Read Display MADCTL)																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	0	1	1	0B
1st parameter	1		1	Х	Х	Х	Х	Х	х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	0	0	XX

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Page Address Order	
D6	Column Address Order	
D5	Page/Column Order	
D4	Line Address Order	
D3	RGB/BGR Order	
D2	Display Data Latch Order	
D1	Switching between Segment outputs and RAM	Set to '0'
D0	Switching between Common outputs and RAM	Set to '0'

- Bit D7 Page Address Order
 - '0' = Top to Bottom (When MADCTL B7='0').
 - '1' = Bottom to Top (When MADCTL B7='1').
- Bit D6 Column Address Order
 - '0' = Left to Right (When MADCTL B6='0').
 - '1' = Right to Left (When MADCTL B6='1').
- Bit D5 Page/Column Order

Description

- '0' = Normal Mode (When MADCTL B5='0').
 - '1' = Reverse Mode (When MADCTL B5='1').

Note: For Bits D7 to D5, also refer to Section 8.2.3 MCU to memory write/read direction.

- Bit D4 Line Address Order
 - '0' = LCD Refresh Top to Bottom (When MADCTL B4='0').
 - '1' = LCD Refresh Bottom to Top (When MADCTL B4='1').
- Bit D3 RGB/BGR Order
 - '0' = RGB (When MADCTL B3='0').
 - '1' = BGR (When MADCTL B3='1').
- Bit D2 Display Data Latch Data Order
 - '0' = LCD Refresh Left to Right (When MADCTL B2='0').
 - '1' = LCD Refresh Right to Left (When MADCTL B2='1').

Note: For Bits D4, D3 and D2 also refer to 9.2.29 Memory Access Control (36h).

- Bit D1 Switching Between Segment Outputs and RAM This bit is not applicable for this project, so it is set to '0'
- Bit D0 Switching Between Common Outputs and RAM This bit is not applicable for this project, so it is set to '0'

X = Don't care



Restriction		
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out	Availability Yes Yes Yes
	Partial Mode On, Idle Mode On, Sleep Out Sleep In	Yes Yes
Default	Status Power On Sequence SW Reset HW Reset	Default Value 00 _{HEX} No Change 00 _{HEX}
Flow Chart	Read RDDMADCTL Host Display Dummy Read Send 2 nd Parameter	Legend Command Parameter Display Action Mode Sequential transfer



7.2.7. Read Display Pixel Format (0Ch)

0C H		RDDCOLMOD (Read Display COLMOD)																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	1	0	0	0C
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	D2	D1	D0	хх

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7		Set to '0'
D6	RGB Interface Colour Format	Set to '0'
D5	RGB Interface Colour Format	Set to '0'
D4		Set to '0'
D3		Set to '0'
D2	Control Interface Colour Format	
D1	Control interface Colour Format	
D0		

- Bit D7 RGB Interface Colour Format Selection
 This bit is not applicable for this project, so it is set to '0'.
- Bits D6, D5, D4 RGB Interface Colour Pixel Format Definition These bits are not applicable for this project, so they are set to '0's.
- Bit D3 Control Interface Colour Format Selection
 This bit is not applicable for this project, so it is set to '0'.
 - Bit D2, D1, D0 Control Interface Colour Format Selection See section "9.2.33. Interface Pixel Format (3Ah)".

Control Interface Colour Format	D2	D1	D0
Not Defined	0	0	0
Not defined	0	0	1
Not defined	0	1	0
12 bit/pixel	0	1	1
Not Defined	1	0	0
16 bit/pixel	1	0	1
18 bit/pixel	1	1	0
24 bit/pixel	1	1	1

X = Don't care

Restriction



	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
		<u> </u>
	Status	Default Value
Default	Power On Sequence	24 bit/pixel
Derault	SW Reset	No Change
	HW Reset	24 bit/pixel
Flow Chart	Read RDDCOLMOD Host Display Dummy Read Send 2 nd Parameter	Legend Command Parameter Display Action Mode
		Sequential transfer



7.2.8. Read Display Image Mode (0Dh)

0D H	RDDIM (Read Display Image Mode)																			
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	В4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	1	0	1	0D
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D7	0	D5	0	0	D2	D1	D0	xx

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Vertical Scrolling On/Off	
D6	Horizontal Scrolling Status	Set to '0'
D5	Inversion On/Off	
D4	All Pixels On	Set to '0'
D3	All Pixels Off	Set to '0'
D2		
D1	Gamma Curve Selection	
D0		

• Bit D7 - Vertical Scrolling On/Off

'0' = Vertical Scrolling is Off.

'1' = Vertical Scrolling is On.

Bit D6 – Horizontal Scrolling Status
 This bit is not applicable for this project, so it is set to '0'

• Bit D5 - Inversion On/Off

Description

'0' = Inversion is Off.

'1' = Inversion is On.

• Bit D4 – All Pixels On

This bit is not applicable for this project, so it is set to '0'

• Bit D3 - All Pixels Off

This bit is not applicable for this project, so it is set to '0'

• Bits D2, D1, D0 - Gamma Curve Selection

Gamma Curve Selection	D2	D1	D0	Gamma Set (26h) Parameter
Gamma Curve 1	0	0	0	GC0
Gamma Curve 2	0	0	1	GC1
Gamma Curve 3	0	1	0	GC2
Gamma Curve 4	0	1	1	GC3
Not Defined	1	0	0	Not Defined
Not Defined	1	0	1	Not Defined
Not Defined	1	1	0	Not Defined
Not Defined	1	1	1	Not Defined

X = Don't care

Restriction



	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
	Status	Default Value
Default	Power On Sequence	00 _{HEX}
Doradic	SW Reset	00 _{HEX}
	HW Reset	00 _{HEX}
Flow Chart	Read RDDIM Host Display Dummy Read Send 2 nd Parameter	Legend Command Parameter Display Action Mode Sequential transfer



7.2.9. Read Display Signal Mode (0Eh)

0E H	RDDSM (Read Display Signal Mode)																			
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	1	1	0	0E
1st parameter	1		1	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	D7	D6	0	0	0	0	0	0	XX

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Tearing Effect Line On/Off	
D6	Tearing Effect Line Output Mode	
D5	Horizontal Sync. (RGB I/F) On/Off	Set to '0'
D4	Vertical Sync. (RGB I/F) On/Off	Set to '0'
D3	Pixel Clock (PCLK, RGB I/F) On/Off	Set to '0'
D2	Data Enable (DE, RGB I/F)) On/Off	Set to '0'
D1	-	Set to '0'
D0	-	Set to '0'

• Bit D7 - Tearing Effect Line On/Off

'0' = Tearing Effect Line Off.

'1' = Tearing Effect On.

Description

- Bit D6 Tearing Effect Line Output Mode, see section 8.3 for mode definitions.
 - '0' = Mode 1.
 - '1' = Mode 2.
- Bit D5 Horizontal Sync. (RGB I/F) On/Off
 This bit is not applicable for this project, so it is set to '0'
- Bit D4 Vertical Sync. (RGB I/F) On/Off
 This bit is not applicable for this project, so it is set to '0'
- Bit D3 Pixel Clock (PCLK, RGB I/F) On/Off
 This bit is not applicable for this project, so it is set to '0'
- Bit D2 Data Enable (DE, RGB I/F)) On/Off
 This bit is not applicable for this project, so it is set to '0'
- Bits D1, D0 are for future use and are set to '0'.

X = Don't care

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



Default	Status Power On Sequence SW Reset HW Reset	Default Value 00 _{HEX} 00 _{HEX} 00 _{HEX}
Flow Chart	Read RDDSM Host Display Dummy Read Send 2 nd Parameter	Legend Command Parameter Display Action Mode Sequential transfer



7.2.10. Read Display Self-Diagnostic Result (0Fh)

0F H	RDDSDR (Read Display Self Diagnostic Result)																			
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	1	1	1	0F
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Χ	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Χ	Х	D7	D6	D5	D4	0	0	0	0	XX

This command indicates the status of the display self-diagnostic results after Sleep Out -command as described in the table below:

Bit	Description	Comment
D7	Register Loading Detection	
D6	Functionality Detection	
D5	Chip Attachment Detection	Set to '0'
D4	Display Glass Break Detection	Set to '0'
D3	-	Set to '0'
D2	-	Set to '0'
D1	-	Set to '0'
D0	-	Set to '0'

Description

- Bit D7 Register Loading Detection See section 8.10.1.
- Bit D6 Functionality Detection See section 8.10.2.
- Bit D5 Chip Attachment Detection
 This function is not implemented, so it is set to '0'.
- Bit D4 Display Glass Break Detection
 This function is not implemented, so it is set to '0'.
- Bits D3, D2, D1 and D0 are for future use and are set to '0'.

X = Don't care


Restriction

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

Default

Status	Default Value
Power On Sequence	00HEX
SW Reset	00HEX
HW Reset	00HEX








7.2.11. Sleep In (10h)

10 H	-	, ,						SL	.PIN	(Sle	ep In)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	B9	B8	B7	В6	B5	В4	В3	B2	B1	В0	HEX
	2,0,1	, nex	· · · · ·	-					D .0		-	<u> </u>						٥.		112/
Command	0	1		Х	Χ	Χ	Х	Χ	Х	Χ	Х	0	0	0	1	0	0	0	0	10
Parameter	NO PA	ARAMET	ER																	
			causes t e DC/DC															ning	is sto	pped.
		[(Out[1:	320]		(I	Blank	∖ ST	OP										
		Ī	VST etc.(V	scanne	er cont	rol log	gic)		_	OP										
			DC char	rge in t	he cap	acitor				HAR	ĢΕ		()V						
		ĺ	DC	:DC co	nverte	er T	$\overline{}$. (v						
Danamintian			DC	:DC co	onverte	er	_							v		_				
Description			DC	:DC co	onverte	er								V						
			Reset pulse	for cir	cuit in	side p	anel				\ p1	ESET								
				ernal O				ппп	ппп	ппп			Шр			_				
			11110	illai C	ocinat	01		ШШ	ШШ	ШШ	ШШ	ШШ	ШШ		STOP	_				
	See als	nterface so sectio n't care	and mem n 8.6.2.	ory a	are s	till wo	orkinę	g and	d the	men	nory l	keep	s its (conte	ents.					
Restriction	the Sle It will b and clo It will b	ep Out (e necess ock circui oe neces	has no e Command sary to wa its to stab sary to wand can	d (11 ait 5n oilise. vait <i>1</i>	h). nsec 120m	befo	re se	ndin	g nex	t cor	nmai	nd, th	nis is	to al	ow ti	me fo	or the	supp	oly vo	ltages
				_	****						۸۰۰	o iloh	:1:4							
		Normal	Mode Or		tatus		ff SI	en (Out		AV	ailab Yes	шу							
Register			Mode Or									Yes		-						
	 							_				Yes								
Availability		Partial N	∕lode On,	iuie					ut											
Availability			/lode On, /lode On,		Mod	e Or	ı, Sle	_				Yes								
Availability			/lode On,		Mod	e Or	n, Sle	_				Yes Yes								
Availability		Partial N	Mode On,	Idle		e Or	n, Sle	_		<u> </u>		Yes		<u> </u> 						
Availability	<u> </u>	Partial N Sleep In	Mode On,	Idle		e Or	n, Sle	_			fault '	Yes Value		<u> </u>						
Availability Default	<u> </u>	Partial M Sleep In	Mode On, I S On Seque	Idle		e Or	n, Sle	_		Slee	ep In	Yes Value Mod	е	- 						
	<u> </u>	Partial N Sleep In	Mode On,	Idle		e Or	n, Sle	_		Slee		Yes Value Mod Mod	e e							







7.2.12. Sleep Out (11h)

11 H			<u>, </u>				5	SLPC	OUT (Slee	ep (Out)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В	8 B7	В6	B5	В4	ВЗ	B2	В1	ВО	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	(0	0	0	1	0	0	0	1	11
Parameter	NO PA	RAMET	ER								l									
Description	This co	ommand mode the	turns off e DC/DC	ner conver	ntrol la apacito rter rter rter inside	ogic)	OV OV RES	P ET ST	ART	al os	cilla		start	Blanl (If:	k\	Memor content	y \		is st	arted.
Restriction	X = Do This co left by It will b voltage The dis and the are sar The dis It will b	the Sleep be neces as and cles splay mo are canno me when splay mo e neces	has no epoint of the control of the any to work this load dule is desary to work and care the control of the co	manewait states to describe all value of the described all value of the des	d (10 5mse stab I disp orma one self- 20ms	Oh). ec be be below to be be below to be below to be below to be be be below to be be below to be be be below to be be be below to be be be be below to be be be below to be be be be be below to be be be below to be be be below to be be be be be below to be be be be be be be below to be	efore . supp ual e wher	sen lier's ffect the fun	ding facto on the displiction	next ory d ne dis ay m s dur	co lefa spla nod ring	ommar ault val ay ima lule is g this 5	nd, th lues ge if alrea imse	nis is to th facto dy S c. Se	to a e reg ery de leep ee ak	allow gister efault Out so se	time s du t and –mo ection	e for ring t regi: de. 10.	the s this 5 ster v	supply smsec values
Register Availability		Normal I	Mode On Mode On,	, Idle , Idle Idle	Mod	de O de O e Of	n, Sle f, Sle	eep (ep C	Out Out		,	Availal Yes Yes Yes	S S							



	Status	Default Value
Default	Power On Sequence	Sleep In Mode
20.000	SW Reset	Sleep In Mode
	HW Reset	Sleep In Mode
Flow Chart	It takes 120msec to become Sleep Out mode af	Display whole blank screen for 2 frames (Automatic No effect to DISP ON/OFF Commands) Display Memory contents In accordance with the current command table settings Legend Command Parameter Display Action Sequential transfer Sleep Out mode



7.2.13. Partial Mode On (12h)

12 H							PTI	ON	(Par	tial N	Mode	On))							
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	В4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	0	0	1	0	12
Parameter	NO PA	RAMET	ER																	
Description	comma To leav See ak	and (30H	l mode, t	•					•								•	ne Pa	artial	Area
Restriction	This co	mmand	has no e	ffect	whe	n Pa	rtial ı	mode	e is a	ctive	١.									
Register Availability		Normal Partial N	Mode Or Mode Or Mode On Mode On	n, Idle n, Idle , Idle	Moc	de C de C le Of	n, Sl f, Sle	eep eep (Out Out		A	vaila Ye: Ye: Ye: Ye:	S S S S							
Default		Power C SW Res	On Seque	atus ence				N	orma orma	al Dis al Dis	play	Mod	e Or e Or e Or	1						
Flow Chart	See Pa	artial Are	a (30h)																	



7.2.14. Normal Display Mode On (13h)


13 H						NOI	RON	(No	rmal	Disp	olay	Mod	e On)						
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	X	Х	0	0	0	1	0	0	1	1	13
Parameter	NO PA	ARAMET	ER																	
Description	Norma See ak		returns t mode or n 8.6.2.							croll r	mode	e Off.								
Restriction	This co	mmand	has no e	effect	whe	n No	rmal	Disp	olay r	node	is a	ctive								
Register Availability		Normal Partial N	Mode Or Mode Or Mode On Mode On	n, Idle n, Idle , Idle	Moc	de C de C de Of	n, S f, Sle	eep eep C	Out Out		A	vailal Yes Yes Yes Yes	S S S S S S S S S S S S S S S S S S S							
Default		Power (SW Res	On Seque set	atus				N	orma orma	al Dis al Dis	play	Mod Mod Mod	e Or	1						
Flow Chart	See Pa	artial Are	a and Ve	ertica	l Scr	olling	g Def	initio	n De	scrip	tions	s for	detai	ls of	whe	n to ı	use t	his c	omm	and.



7.2.15. Display Inversion Off (20h)

20 H						IN	VOF	F (D	ispla	ıy In	vers	ion (Off)							
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	ВЗ	B2	В1	ВО	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	0	0	0	0	20
Parameter	NO PA	ARAMET	ER	I												I				
Description	This co	ommand ommand ommand	makes n does not	o ch	ange nge a	of c	ontei other	nts o	f fran us.											
Restriction	This co	mmand	has no e	ffect	whe	n mc	dule	is al	lread	y in i	nver	sion	off m	ode.						
Register Availability		Normal Normal Partial N Partial N Sleep In	Mode Or lode On, lode On,	n, Idle n, Idle Idle	Mod	de O de O le Of	n, Sl f, Sle	eep eep C	Out Out		A	vailal Yes Yes Yes Yes	6 6 6							
Default		Power C SW Res HW Res	n Seque et	ence					Disp Disp	lay I	nver:	alue sion sion	Off							








7.2.16. Display Inversion On (21h)

21 H						I	NVO	N (D	ispla	y In	vers	ion (On)							
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	ВЗ	B2	B1	B0	HEX
Command	0	1		Х	Х	Χ	Х	Х	Х	Х	Х	0	0	1	0	0	0	0	1	21
Parameter	NO PA	ARAMET	ER																	
Description	This co	ommand by to the	is used to makes display. does not memorate the memorate	no cl t cha (I	hang	e of	cont	ents stat	of fr			mory.	Ev	ery/	bit is	inve	erted	from	the	frame
		n't care																		
Restriction	This co	mmand	has no e	effect	whe	n mo	odule	is a	lread	y in i	nver	sion	on m	node.						
				Ç	Status	3					A	vaila	oility							
		Normal	Mode O				off, S	leep	Out			Ye								
Register			Mode O									Ye	3							
Availability			/lode On					_				Ye	3							
_			/lode On					_				Ye	3							
		Sleep In	1									Ye	3							
			Sta	atus						Defa	ult V	alue								
		Power C	On Seque									sion	Off							
Default		SW Res										sion								
		HW Res										sion								
								•												








7.2.17. Gamma Set (26h)

26 H							G	AMS	ET (Gam	ma S	Set)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	B1	ВО	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	0	1	1	0	26
Command	0	'				^			^	^		GC	GC	GC	_	GC	-	GC	GC	20
Parameter	1	1		Х	Х	X	Х	Χ	Х	Х	Х	7	6	5	4	3	2	1	0	108
	fixed g	ommand Jamma c Jrve is se	urves ca	n be	sele	cted.	Th	e cu	rves	are o	defin	ed in	Sec	tion '	'8.7 (Gam	ma C	urve	".	n of 4
		GC[7	.0]	Par	amet	er		Cu	rve S	elect	ted									
D		01h GC0 Gamma Curve 1 02h GC1 Gamma Curve 2																		
Description		02h		(GC1			Gar	nma	Curv	⁄e 2									
		04h						Gar	nma	Curv	/e 3									
	L	08h		(GC3			Gar	nma	Curv	/e 4									
	Note: A	All other v	/alues ai	re un	defin	ed.														
	X = do	n't care																		
Restriction		s of GC[7 until valid					abo	ve ar	e inv	alid a	and v	will no	ot ch	ange	e the	curre	ent s	elect	ed G	amma
				S	Status	3					A۱	vailal	oility							
		Normal	Mode Or	n, Idle	е Мо	de O	ff, SI	еер	Out			Yes	3							
Register		Normal										Yes								
Availability	_	Partial N										Yes								
	<u> </u>	Partial N		, Idle	Mod	e Or	n, Sie	ep (Jut			Yes								
		Sleep In										Yes	6							
					M-1 -						D .	(- 10 °	\							
	F	Power C	n Sogue		Status	5					Dei	fault 01 _{HE}		Э						
Default		SW Res		JIIUU C						-		01 _{HE}		=						
		HW Res										01 _{HE}								
	_												-/\							








7.2.18. Display Off (28h)

28 H							D	ISPO	OFF (Disp	olay	Off)											
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	В4	ВЗ	B2	B1	В0	HEX			
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	0	0	0	28			
Parameter	NO PA	RAMET	ER																				
Description	makes This co	no chan mmand	the outpo ge of condoes not abnorm	ntent t cha	s of t nge : sible (ramo any o	e me other ct on	mory state the	/. US.		oled	and	blan	k pa	ge ii	nsert	ed.	This	com	mand			
Restriction		n't care. ommand	has no e	effect	whe	n mo	odule	is al	lread	y in c	displ	ay of	f moo	de.									
	P	Nows at	Mad- C		Status		٠, ٠	la e :-	O:-4		A												
Dogisto-			Mode Or Mode Or																				
Register Availability			Node On					_															
Availability			/lode On																				
	-	Sleep In		, iuic	IVIOC	ان کا	i, Ole	, _G p (Jui														
		•												•									
			Sta	atus						Defa	ult V	alue											
	F	Power C	On Seque																				
Default		SW Res		5,100								Off											
	-	HW Res								Out Yes ut Yes ut Yes													
								•			•												








7.2.19. Display On (29h)

29 H								DISP	ON (Disp	lay (On)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	ВЗ	В2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	0	0	1	29
Parameter	NO PA	RAMETI	ER														l	l		
Description	This co	mmand	is used t makes no does no	o cha	ange	of cany of	onte	nts o stati le)	f fran	ne m			out fr	om t	he F	rame	Men	nory	is ena	abled.
	X = do	n't care.																		
Restriction	This co	mmand	has no e	effect	whe	n mo	odule	is al	lread	y in c	displ	ay or	mo	de.						
Register Availability		Normal Partial N	Mode Or Mode Or Mode On Mode On	n, Idle n, Idle , Idle	e Mo	de C de C le Of	n, S f, Sk	leep eep C	Out Out		A	vailal Yes Yes Yes Yes	6 6 6							
Default		Power C SW Res	On Seque set	atus ence						Defai Disp Disp Disp	olay olay	Off Off								








7.2.20. Column Address Set (2Ah)

2A H						C	CASE	ET (C	olur	nn A	ddre	ess S	et)							
	D/CX	RDX	WRX	B15	B14				B10		В8	В7	B6	B5	B4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	0	1	0	2A
1st parameter	1	1		Х	Х	Х	Х	Х	Х	Χ	Х	SC 15	SC 14	SC 13	SC 12	SC 11	SC 10	SC 9	SC 8	Note
2nd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	SC 7	SC 6	SC 5	SC 4	SC 3	SC 2	SC 1	SC 0	1
3rd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	EC 15	EC 14	EC 13	EC 12	EC 11	EC 10	EC 9	EC 8	Note
4th parameter	1	1		X	Х	Х	Х	Х	Х	Χ	X	EC 7	EC 6	EC 5	EC 4	EC 3	EC 2	EC 1	EC 0	1
Description	This co	This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The values of SC[15:0] and EC[15:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory. (Example) SC[15:0] X = don't care SC[15:0] always must be equal to or less than EC[15:0].																		
Restriction	Note 1	: When S	s must be SC[15:0] = = 1), data	or E	C[15:	0] is	grea	ater t	nan (0EF	h (W	'hen	MAC	CTL	's B5	5 = 0)	or 0	13Fh	n (Wh	ien
Register Availability		Normal Partial M	Mode Or Mode Or Iode On,	n, Idle n, Idle Idle	e Mo Mod	de C de C le Of	n, S f, Sk	leep eep C	Out Out		Av	vailal Yes Yes Yes Yes	S S S S S S S S S S S S S S S S S S S							
Default				ence	1	SC[1	5:0]=	:0000	Энех	lf lf	C[18 MAI		00Ef L's B L's B	= _{HEX} 55 = 0 55 = 1		[15:([15:(-			








7.2.21. Page Address Set (2Bh)

2B H	PASET (Page Address Set)																			
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	0	1	1	2B
1st parameter	1	1		X	Х	Х	Х	Х	Х	Х	Х	SP 15	SP 14	SP 13	SP 12	SP 11	SP 10	SP 9	SP 8	Note
2nd parameter	1	1		Х	X	Х	Х	Х	Х	Х	X	SP 7	SP 6	SP 5	SP 4	SP 3	SP 2	SP 1	SP 0	1
3rd parameter	1	1		Х	Х	х	Х	Х	Х	Х	Х	EP 15	EP 14	EP 13	EP 12	EP 11	EP 10	EP 9	EP 8	Note
4th parameter	1	1		Χ	X	Х	Х	Х	Х	Х	X	EP 7	EP 6	EP 5	EP 4	EP 3	EP 2	EP 1	EP 0	1
Description	The va Each v	This command makes no change on the other driver status. The values of SP[15:0] and EP[15:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory. (Example) SP[15:0] EP[15:0] X = don't care																		
Restriction	SP[15:0] always must be equal to or less than EP[15:0] When SP[15:0] or EP[15:0] is greater than 013Fh (When MADCTL's B5 = 0) or 00EFh (When MADCTL's B5 = 1), data of out of range will be ignored.																			
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes																			
Default				ence	1 5	SP[1	5:0]= 5:0]= 5:0]=	0000	Энех	lf If	P[15 MAI	5:0]= DCTI DCTI	L's B L's B	HEX 5 = 0 5 = 1)]=01:)]=00			








7.2.22. Memory Write (2Ch)

2C H	RAMWR (Memory Write)																			
	D/CX	RDX	WRX	B15	B14	B13			B10		Ĺ		В6	В5	В4	ВЗ	В2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	0	2C
1st parameter	1	1		D1 15	D1 14	D1 13	D1 12	D1 11	D1 10	D1 9	D1 8	D1 7	D1 6	D1 5	D1 4	D1 3	D1 2	D1 1	D1 0	0000 FFFF
:	1	1		Dx 15	Dx 14	Dx 13	Dx 12	Dx 11	Dx 10	Dx 9	Dx 8	Dx 7	Dx 6	Dx 5	Dx 4	Dx 3	Dx 2	Dx 1	Dx 0	0000 FFFF
N TH parameter	1	1		Dn 15	Dn 14	Dn 13	Dn 12	Dn 11	Dn 10	Dn 9	Dn 8	Dn 7	Dn 6	Dn 5	Dn 4	Dn 3	Dn 2	Dn 1	Dn 0	0000 FFFF
Description	This command is used to transfer data from MCU to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions. The Start Column/Start Page positions are different in accordance with MADCTL setting. (See 8.2.3) Then D[15:0] is stored in frame memory and the column register and the page register incremented as in Table 8.2.3. Sending any other command can stop frame Write. See section 8.1.5 "Display Module Data Colour Coding" for colour coding, when there is used 8 (16/8x is low - D[7:0] are used and D[15:8] are not used) or 16 (16/8X is high - D[15:0] are used) data lines for image data. X = don't care.																			
Restriction	riction In all colour modes, there is no restriction on length of parameters.																			
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes																			
Default	Status Default Value Power On Sequence Contents of memory is set randomly SW Reset Contents of memory is not cleared HW Reset Contents of memory is not cleared																			







7.2.23. Colour Set (2Dh)

2D H			·· <i>,</i>				R	GBS	SET (Colc	our S	et)								
	D/CX	RDX	WRX	R15	B11	B12			B10		B8		В6	B5	В4	ВЗ	B2	B1	ВО	HEX
	DICX	NDA	VVIXX	ы	D14	ыз	DIZ	БП	БЮ	БЭ	ВО	ы,	ВО	БЭ	54	ВЗ	DZ	ы	В	TILA
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	0	1	2D
1st	1	1		Х	Х	X	Х	Х	X	Х	Х	R00	R00	R00	R00	R00	R00	R00	R00	0000
parameter	'	'		<	^	^	^	^	^	^	^	7	6	5	4	3	2	1	0	FFFF
					.,	.,	.,	.,	.,	.,	.,	Rnn	Rnn	Rnn	Rnn	Rnn	Rnn	Rnn	Rnn	0000
:	1	1		Х	Х	X	Х	Х	X	Х	Х	7	6	5	4	3	2	1	0	 FFFF
CAH												Doo	Doo	Doo	Doo	Doo	Doo	Doo	Doo	0000
64th parameter	1	1		Χ	Х	Х	Χ	Х	Х	Х	Х	7 R63	R63	K63	R63	3	R63	R63	0	
parameter												·		_			_			FFFF
65th	1	1		Х	Х	Х	Х	Х	Х	Х	Х	G00	G00							0000
parameter												7	6	5	4	3	2	1	0	FFFF
					.,	\ \ \		\ ,	\ \ \	\ ,	\ ,	Gnn	Gnn	Gnn	Gnn	Gnn	Gnn	Gnn	Gnn	0000
:	1	1		Х	Х	X	Χ	Х	Х	Х	Х	7	6	5	4	3	2	1	0	 FFFF
128th												Cea	CG2	Cea	CG2	G63	Cea	Cea	CG2	0000
parameter	1	1		Χ	Х	Х	Х	Х	Х	Х	Х	G63 7	6	5	4	3	2	1	0	
																				0000
129th	1	1		Х	Х	Х	Х	Х	Х	Х	Х	B00	B00		B00			B00		
parameter												7	6	5	4	3	2	1	0	FFFF
_	4	4		~	V		Х	Х	Х	_	_	Bnn	Bnn	Bnn	Bnn	Bnn	Bnn	Bnn	Bnn	0000
:	1	1		Χ	Х	Х	^	^	^	Х	Х	7	6	5	4	3	2	1	0	 FFFF
192nd												B63	B63	B63	B63	B63	B63	B63	B63	0000
parameter	1	1		Χ	Х	Х	Х	Х	Х	Х	Х	7	6	5	4	3	2	1	0	
																				FFFF
			is used ee also s				e LU	T fo	r 12	bit-to	-24b	it/16	bit-to	-24b	it/18	bit-to	-24b	it co	lour	depth
			be writte				regar	dles	s of t	he c	olour	mod	le.	Only	the	value	es in	Sect	ion 8	.9 are
Description	referre	d.																		
Dodonption			has no e										d Co	nten	ts of	fram	e me	emor	y. \	/isible
	Change	e lakes e	ffect nex	LUITIE	e trie	riai	ne iv	iemic	луіѕ	WIILL	enic).								
	X = do	X = don't care.																		
Restriction																				
				0	Status						۸۰	vailal	hility							
		Normal	Mode Or				ff, SI	eep	Out		Α'	Yes	-							
Register			Mode Or									Yes								
Availability			lode On,									Yes								
			lode On,	Idle	Mod	le Or	n, Sle	ер С	Dut			Yes		_						
	<u>L</u>	Sleep In	<u> </u>									Yes	5							




Default	Status Power On Sequence SW Reset HW Reset	Default Value Random values Contents of LUT protected Random values	
Flow Chart	1 st param 64 th paran 65 th paran 128 th paran 129 th paran	GBSET Leter R00[15:0] : Leter R63[15:0] Leter G00[15:0] : Leter G00[15:0] : Leter B00[15:0] . Leter B00[15:0] . Leter B00[15:0] . Leter B00[15:0]	Legend Command Parameter Display Action Mode Sequential transfer



7.2.24. Memory Read (2Eh)

2E H	11101 y	rteau (P.	MP	D (M	mo	ry P	aad)								
ZE FI																				
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	B0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	1	1	1	0	2E
1 st parameter	1		1	Х	Χ	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	X	Х	XXXX
2 nd parameter	1		1	D1 15	D1 14	D1 13	D1 12	D1 11	D1 10	D1 9	D1 8	D1 7	D1 6	D1 5	D1 4	D1 3	D1 2	D1 1	D1 0	0000 FFFF
:	1		1	Dx 15	Dx 14	Dx 13	Dx 12	Dx 11	Dx 10	Dx 9	Dx 8	Dx 7	Dx 6	Dx 5	Dx 4	Dx 3	Dx 2	Dx 1	Dx 0	0000 FFFF
(N+1) TH parameter	1		1	Dn 15	Dn 14	Dn 13	Dn 12	Dn 11	Dn 10	Dn 9	Dn 8	Dn 7	Dn 6	Dn 5	Dn 4	Dn 3	Dn 2	Dn 1	Dn 0	0000 FFFF
Description	This command is used to transfer data from frame memory to MCU. See section 9.1. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions. The Start Column/Start Page positions are different in accordance with MADCTL setting. (See 8.2.3) Then D[15:0] is read back from the frame memory and the column register and the page register incremented as in Table 8.2.3. Frame Read can be stopped by sending any other command. See section 8.1.5 "Display Module Data Colour Coding" for colour coding (24 bit cases), when there is used 8 or 16 data lines for image data. X = don't care.																			
Restriction								-					no re	stric	tion (on le	ngth	of p	aram	eters.
Register Availability	In all colour modes, the Frame Read is always 24 bit so there is no restriction on length of parameters. Note – Memory Read is only possible via the Parallel Interface. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Pes Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Pes Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes																			
Default		incremented as in Table 8.2.3. Frame Read can be stopped by sending any other command. See section 8.1.5 "Display Module Data Colour Coding" for colour coding (24 bit cases), when there is used 8 or 16 data lines for image data. X = don't care. In all colour modes, the Frame Read is always 24 bit so there is no restriction on length of parameters. Note – Memory Read is only possible via the Parallel Interface. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes																		








7.2.25. Partial Area (30h)

30 H							F	PLTA	R (P	artia	I Are	ea)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	ВЗ	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	0	0	0	0	30
1st parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	SR 15	SR 14	SR 13	SR 12	SR 11	SR 10	SR 9	SR 8	0000
2nd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	SR 7	SR 6	SR 5	SR 4	SR 3	SR 2	SR 1	SR 0	013F
3rd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	ER 15	ER 14	ER 13	ER 12	ER 11	ER 10	ER 9	ER 8	0000
4th parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	ER 7	ER 6	ER 5	ER 4	ER 3	ER 2	ER 1	ER 0	013F


This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the figures below. SR and ER refer to the Frame Memory Line Pointer.

If End Row>Start Row when MADCTL B4=0:-




If End Row>Start Row when MADCTL B4=1:-

Description



If End Row<Start Row when MADCTL B4=0:-



If End Row = Start Row then the Partial Area will be one row deep.

X = don't care.



7.2.26. Vertical Scrolling Definition (33h)

33 H					V	SCR	DEF	(Ver	tical	Scr	olling	g Def	initi	on)						
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	В3	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	0	0	1	1	33
1st parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	TFA 15	TFA 14	TFA 13	TFA 12	TFA 11	TFA 10	TFA 9	TFA 8	0000
2nd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	TFA 7	TFA 6	TFA 5	TFA 4	TFA 3	TFA 2	TFA 1	TFA 0	0140
3rd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	VSA 15	VSA 14	VSA 13	VSA 12	VSA 11	VSA 10	VSA 9	VSA 8	0000
4th parameter	1	1		Х	Х	Х	Х	Х	Х	X	Х	VSA 7	VSA 6	VSA 5	VSA 4	VSA 3	VSA 2	VSA 1	VSA 0	0140
5th parameter	1	1		Х	Х	Х	Х	Х	Х	Χ	Х	BFA 15	BFA 14	BFA 13	BFA 12	BFA 11	BFA 10	BFA 9	BFA 8	0000
6th parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	BFA 7	BFA 6	BFA 5	BFA 4	BFA 3	BFA 2	BFA 1	BFA 0	0140

This command defines the Vertical Scrolling Area of the display.

When MADCTL B4=0


The 1st & 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

TFA, VSA and BFA refer to the Frame Memory Line Pointer.







Restriction	SR[150] and ER[150] cannot be 0000h nor exceed 013Fh.
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes
Default	Status Default Value Power On Sequence SR[150] = 0000 _{HEX} ER[150] = 013F _{HEX} SW Reset SR[150] = 0000 _{HEX} ER[150] = 013F _{HEX} HW Reset SR[150] = 0000 _{HEX} ER[150] = 013F _{HEX}
Flow Chart	1. To Enter Partial Mode PITAR SR[150] ER[150] Partial Mode It properties the partial Mode Partial Mode Partial Mode Partial Mode DISPORT RAMRW Image Data DI[15:0],, Da[15:0] DISPON




When MADCTL B4=1

The 1st & 2nd parameter TFA[15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA[15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA[15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).

Description



See also Section 8.2.2.2 for details of the Memory to Display mappings.

Restriction

The condition is TFA+VSA+BFA = 320, otherwise Scrolling mode is undefined. In Vertical Scroll Mode, MADCTL B5 should be set to '0' – this only affects the Frame Memory Write.


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes


Default

Status		Default Value	
Power On Sequence	$TFA[150] = 0000_{HEX}$	VSA[150] = 0140 _{HEX}	BFA[150] = 0000 _{HEX}
SW Reset	TFA[150] = 0000 _{HEX}	VSA[150] = 0140 _{HEX}	BFA[150] = 0000 _{HEX}
HW Reset	TFA[150] = 0000 _{HEX}	VSA[150] = 0140 _{HEX}	BFA[150] = 0000 _{HEX}











7.2.27. Tearing Effect Line Off (34h)


34 H						TE	OFF	(Tea	aring	Effe	ct L	ine C)FF)							
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	В5	B4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	0	1	0	0	34
Parameter	NO PA	RAMET	ER	•		•	•	•						•		•		•		
Description		ommand n't care.	is used t	o tur	n OF	F (A	ctive	Low) the	Tea	ring I	∃ffec	t out	put s	igna	l fron	n the	TE :	signa	l line.
Restriction	This co	ommand	has no e	ffect	whe	n Te	aring	Effe	ect ou	ıtput	is alı	read	/ OF	F.						
Register Availability		Normal Partial N	Mode Or Mode Or Mode On, Mode On,	n, Idle n, Idle , Idle	Moc	de C de C le Of	n, S f, Sk	leep eep (Out Out		A	vailal Yes Yes Yes Yes	6 6 6							
Default		Power C SW Res	On Seque set	atus							ult Va Off Off Off	alue								
Flow Chart				[7	e Out	F]					4	Par D	mmaa amete Vispla Action quent ransfe	nd y				



7.2.28. Tearing Effect Line On (35h)

35 H						Т	EON	(Tea	aring	Effe	ct L	ine C	ON)							
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	ВЗ	B2	B1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	0	1	0	1	35
Parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	М	XX
Description	when the Tell When the The Tell When the Tel	Vertion S M=1: earing Eff	oy chang fect Line Care). fect Outp cal Time cale	On On Out Iin	MADO has o	one	bit Boparar	4. mete	r whi	g info	escri	bbes in the state of the state	only:	t _{vdh}	of the info	rmati	on:	g Eff	ect C	
Restriction	This co	mmand	has no e	ffect	whe	n Te	aring	Effe	ect ou	ıtput	is alı	read	y ON							
Register Availability		This command has no effect when Tearing Effect output is already ON. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes																		
Default		Power SW Re	On Seq	Statu							Defa	ault V Off Off	/alue]				







7.2.29. Memory Access Control (36h)

36 H						MA	OCTI	L (Me	emor	y Ac	ces	s Co	ntrol)						
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	X	Х	0	0	1	1	0	1	1	0	36
Parameter	1	1		Х	Х	Х	Х	Х	Х	X	Х	D7	D6	D5	D4	D3	D2	Х	Х	XX

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit	Description	Comment
D7	Page Address Order	
D6	Column Address Order	
D5	Page/Column Order	
D4	Line Address Order	
D3	RGB/BGR Order	
D2	Display Data Latch Order	
D1	Switching between Segment outputs and RAM	Don't care
D0	Switching between Common outputs and RAM	Don't care

• Bit D7 - Page Address Order

'0' = Top to Bottom (When MADCTL B7='0').

'1' = Bottom to Top (When MADCTL B7='1').

• Bit D6 - Column Address Order

'0' = Left to Right (When MADCTL B6='0').

'1' = Right to Left (When MADCTL B6='1').

• Bit D5 - Page/Column Order

Description

'0' = Normal Mode (When MADCTL B5='0').

'1' = Reverse Mode (When MADCTL B5='1').

Note: For Bits D7 to D5, also refer to Section 8.2.3 MCU to memory write/read direction.

• Bit D4 - Line Address Order

'0' = LCD Refresh Top to Bottom (When MADCTL B4='0').

'1' = LCD Refresh Bottom to Top (When MADCTL B4='1').

• Bit D3 - RGB/BGR Order

'0' = RGB (When MADCTL B3='0').

'1' = BGR (When MADCTL B3='1').

• Bit D2 – Display Data Latch Data Order

'0' = LCD Refresh Left to Right (When MADCTL B2='0').


'1' = LCD Refresh Right to Left (When MADCTL B2='1').

Bit D1 – Switching Between Segment Outputs and RAM
 This bit is not applicable for this project, so it is set to '0'


• Bit D0 – Switching Between Common Outputs and RAM This bit is not applicable for this project, so it is set to '0'

X = don't care.











7.2.30. Vertical Scrolling Start Address (37h)

37 H				,	VSC	RSA	DD (Verti	ical S	Scro	lling	Star	t Ad	dres	s)					
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	0	1	1	1	37
1st parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	VSP 15	VSP 14	VSP 13	VSP 12	VSP 11	VSP 10	VSP 9	VSP 8	0000
2nd parameter	1	1		Х	Х	Х	Х	Х	Х	Х	Х	VSP 7	VSP 6	VSP 5	VSP 4	VSP 3	VSP 2	VSP 1	VSP 0	013F


This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode.

The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.



Notes:

When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect.

VSP refers to the Frame Memory line Pointer.

X = don't care

Restriction

Since the value of the Vertical Scrolling Start Address is absolute (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h) – otherwise undesirable image will be displayed on the Panel.



	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
	Status	Default Value
Default	Power On Sequence	0000 _{HEX}
Derault	SW Reset	0000 _{HEX}
	HW Reset	0000 _{HEX}
Flow Chart	See Vertical Scrolling Definition (33h) description.	



7.2.31. Idle Mode Off (38h)


38 H							ID	MOF	F (ld	lle m	ode	off)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	В5	В4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	1	0	0	0	38
Parameter	NO PA	RAMETI	ĒR																	
Description	In the i See als	s command is used to recover from Idle mode on. The idle off mode, LCD can display maximum 16,777,216 colours also section 8.6.2. don't care. s command has no effect when module is already in idle off mod Status Availab																		
Restriction	This co	is command has no effect when module is already in idle off mo																		
Register Availability		Normal Partial N	Mode Or Mode Or Mode On, Mode On,	Out Out		Av	vailal Ye: Ye: Ye: Ye: Ye:	6												
Default		SW Res	on Seque et						ldl ldl	e Mo e Mo	Valu de C de C)ff)ff								
Flow Chart		Power On Sequence Id SW Reset Id													Par (I	egen mma ramet Displa Actio Mode	er /	7		



7.2.32. Idle Mode On (39h)

39 H							ID	MO	N (Id	e m	ode (on)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Χ	Х	0	0	1	1	1	0	0	1	39
Parameter	NO PA	RAMETI	ĒR	I		l	l	I						l		I	l	l		
Description	This command is used to enter into Idle mode on. In the idle on mode, colour expression is reduced. The primary and the secondary colours using MS each R, G and B in the Frame Memory, 8 colour depth data is displayed. Cample																			
Restriction	This co	mmand	has no e	effect	whe	n mo	odule	is a	read	y in i	dle o	ff mo	ode.							
Register Availability		Normal Normal	Mode Or Mode Or Iode On	n, Idle n, Idle , Idle	status e Mo e Mo Moc	s de C de C de Of	off, S on, S f, Sle	leep leep eep C	Out Out Out				bility s s s							
Default		Power C SW Res	et						Idle Idle	e Mo e Mo	Valu de C de C de C)ff)ff								








7.2.33. Interface Pixel Format (3Ah)

3A H						СО	LMC	D (I	nterf	ace l	Pixel	For	mat)							
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	1	1	0	1	0	ЗА
Parameter	1	1		Х	X	Х	х	Х	х	Х	Х	Х	Х	Х	Х	Х	D2	D1	D0	011, 101, 110, 111
		ommand ce. The f							RGB	pictu	ire da	ata, v	vhich	n is to	o be	trans	sferre	ed via	a the	MCU
		Contro	Control Interface Colour Format D2 D1 Not Defined 0 0																	
			Not D	efine	ed			(0	0		0								
			Not d					(0	0	1	1								
			Not d					1	0	1	_	0								
Description				•				-	0	1		1								
								1												
								1			-+									
			18 bi	t/pixe	el .				1 1	- 1		()								
	Noto: I	n 12 16	Not Defined																	
Restriction	X = do	n 12, 16 n't care. is no visil	& 18 Bit/	Pixe	l mod			UT is	1 s app	1 olied	to tra	1 ansfe	r dat	a inte	o the	Frai	me M	1emc	ory.	
Restriction	X = do	n't care.	& 18 Bit/	Pixe	I mod	Fran		UT is	1 s app	1 olied	to tra	1 ansfe		a into	o the	Frai	me M	lemo	ory.	
Restriction	X = do	n't care. is no visil	& 18 Bit/	Pixe t unti	I mod	Fran	ne M	UT i	1 s apr	1 olied	to tra	1 ansfe vailat	oility	a inte	o the	Frai	me M	1emc	ory.	
	X = do	n't care. is no visil Normal	& 18 Bit/ ble effec	Pixel t unti	I mod	Fran	ne M	UT is	1 s app	1 olied	to tra	1 ansfe vailat	oility	a into	o the	Frai	me M	1emc	ory.	
Register	X = do	n't care. is no visil Normal	& 18 Bit/ ble effec Mode Or Mode Or	Pixelt unti	I the	Frands de O	ne M	UT is	s appropriate appr	1 olied	to tra	1 ansfe vailat Yes	oility S	a into	o the	Frai	me M	1emc	ory.	
	X = do	n't care. is no visil Normal Normal Partial N	& 18 Bit/ ble effec Mode Or Mode Or Mode On	Pixelt unti	I the Status Mod	Frande Control	off, Sl	UT is	s apport	1 olied	to tra	1 ansfe vailat Yes Yes	oility S	a inte	o the	Frai	me M	/lemo	ory.	
Register	X = do	n't care. is no visil Normal Normal Partial N	& 18 Bit/ ble effec Mode Or Mode Or Mode On	Pixelt unti	I the Status Mod	Frande Control	off, Sl	UT is	s apport	1 olied	to tra	1 ansfe vailat Yes	oility S S	a inte	o the	Frai	me M	/lemo	pry.	
Register	X = do	n't care. is no visil Normal Normal Partial M	& 18 Bit/ ble effec Mode Or Mode Or Mode On	Pixelt unti	I the Status Mod	Frande Control	off, Sl	UT is	s apport	1 olied	to tra	1 ansfe vailat Yes Yes Yes	oility S S	a inte	o the	Fran	me M	/lemc	ory.	
Register	X = do	Normal Normal Partial N Sleep In	& 18 Bit/ ble effect Mode Or Mode Or Mode On Mode On	Pixel t until	I the Status Mod	Frande Control	off, Sl	UT is	s approved the state of the sta	1 Dlied writte	to tra	1	oility S S	a inte	the	Fran	me N	/lemo	pry.	
Register Availability	X = do	Normal Normal Partial N Sleep In	& 18 Bit/ ble effect Mode Or Mode On Mode On Statu	Pixel t until	I the Status Mod	Frande Control	off, Sl	UT is	s approved a series of the ser	1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	Av Valur/pixe	1 Vailat Yes Yes Yes Yes Yes	oility S S	a into	the	Fran	me N	/lemo	pry.	
Register	X = do	Normal Normal Partial N Sleep In	& 18 Bit/ ble effect Mode Or Mode On Mode On Statu On Seque	Pixel t until	I the Status Mod	Frande Control	off, Sl	UT is	S approving a specific state of the specific	1 Dlied writte	Valu	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	oility S S	a inte	o the	Frai	me M	/lemo	pry.	







7.2.34. Read ID1 (DAh)

DAH		RDID1 (Read ID1) CX RDX WRX B15 B14 B13 B12 B11 B10 B9 B8 B7																		
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	В5	В4	ВЗ	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Χ	Х	1	1	0	1	1	0	1	0	DA
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	X	Х	Х	Х	Х	Х	X
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Χ	Х	xx	xx	xx	xx	xx	xx	xx	xx	XX
Description		ad byte i n't care	dentifies	the I	LCD	mod	ule's	mar	nufac	turer										
Restriction																				
Register Availability		Normal Normal Partial M Partial M Sleep In	Mode Or lode On lode On	n, Idle n, Idle Idle	e Mo Mod	de C de C le Of	n, S f, Sk	leep eep C	Out Out		Av	vailal Yes Yes Yes Yes	6 6 6							
Default		Power C SW Res HW Res	et						De	XX _I XX _I XX _I	HEX	IE								
Flow Chart				Du	mmy	Read ,	1/	7		Host	•••			< <	Disj Act Mc	nand neter play	7			



DB H								RDI	D2 (Reac	ID2)								
	D/CX	RDX	WRX	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	1	1	0	1	1	0	1	1	DB
1st parameter	1		1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	х	х	х	Х	х	Х	Х	Х	1	V6	V5	V4	V3	V2	V1	V0	80 FF
	end cu constru	ead byte ustomer's uction sp	agreen ecificatio	nent) ns. S	and See T	l cha	anges :	s ea		me a						•				•

Description

ID Byte Value V[60]	Version	Changes
80h		
81h		
82h		
83h		

X = Don't care

Restriction

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes


	Status	Default Value
Default	Power On Sequence	See Description
Default	SW Reset	See Description
	HW Reset	See Description
		ı

Read ID2

Dummy Read

Send 2nd Parameter

Flow Chart



CONFIDENTIAL

Host

Display



7.2.36. Read ID3 (DCh)

DC H		RDID3 (Read ID3) CX RDX WRX B15 B14 B13 B12 B11 B10 B9 B8 B7																		
	D/CX	RDX	WRX	B15	B14	B13	B12		1			Ī	В6	В5	В4	вз	B2	В1	В0	HEX
Command	0	1		Х	Х	Х	Х	Х	Х	Х	Х	1	1	0	1	1	1	0	0	DC
1st parameter	1		1	Х	X	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х
2nd parameter	1		1	Х	Х	Х	Х	Х	Х	Χ	Х	xx	XX	xx	xx	xx	xx	xx	xx	XX
Description		ad byte i n't care	dentifies	the I	LCD	mod	ule/c	Iriver	•.											
Restriction		Status Availa																		
Register Availability		Normal Normal Partial M Partial M Sleep In	Mode Or lode On, lode On,	n, Idle n, Idle , Idle	e Mo e Mo Mod	de C de C le Of	n, S f, Sk	leep eep (Out Out		A	vailal Yes Yes Yes Yes	6							
Default		Power C SW Res HW Res	et						De	fault XX⊦ XX⊦ XX⊦	ΗEX	ie								
Flow Chart				my R	ead	<u></u>	D	Hos					Para Di A	gend nman meter splay ction fode	nd					



8. Functional Description

8.1. CPU Interface

8.1.1. Parallel Interface


MC2PA8201 uses 11-wires 8-data parallel interface (16/8X = Low) or 19-wires 16-bit parallel interface (16/8X = High). The chip-select **CSX** (active low) enables and disables the parallel interface. **RESX** (active low) is an external reset signal. **WRX** is the parallel data write, **RDX** is the parallel data read and **D[7...0]** or **D[15...0]** is parallel data.

The Graphics Controller Chip reads the data at the rising edge of **WRX** signal. The D/CX is data/command flag. When D/CX = "1", D15 (or D7) to D0 bits are display RAM data or command parameters. When D/CX = "0" D15 (or D7) to D0 bits are commands.

8.1.1.1. Write Cycle/Sequence


The write cycle means that the host writes information (command or/and data) to MC2PA8201 via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and 8 (D[7...0]) or 16 (D[15...0]) data signals. D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= '0') and vice versa it is data (= '1').

The write cycle is described in the following figure.



Note: WRX is an unsynchronized signal (It can be stopped).






8.1.1.2. Read Cycle/Sequence


The read cycle (RDX high-low-high sequence) means that the host reads information from MC2PA8201 via interface. The display with MC2PA8201 sends data (D[7...0] or D[15...0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.

The RDX cycle is described in the following figure.



Note: RDX is an unsynchronized signal (It can be stopped).






Note: Read Data is only valid when D/CX input is set High, if D/CX is set Low during read then Driver Data line will be High Impedance.



8.1.2. MC2PA8201 Data Transfer Break


If a 1 or more parameter command is being sent and a break occurs sending before the last parameter of the command and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameters after the break occurred is rejected if there is a new command as shown in the following example:-



Break can be e.g. another command or noise pulse.



8.1.3. MC2PA8201 Data Transfer Pause



This applies to the following 4 conditions:

- 1. Command-Pause-Command
- 2. Command-Pause-Parameter
- 3. Parameter-Pause-Command
- 4. Parameter-Pause-Parameter



8.1.4. MC2PA8201 Data Transfer Mode

MC2PA8201 has four colour modes for transferring data to the display RAM. These are 12-bit colour per pixel, 16-bit colour per pixel, 18-bit colour per pixel and 24-bit colour per pixel. The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

8.1.4.1. Method 1

The Image data is sent to the Frame Memory in successive Frame writes, each time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.

Start				_	Stop	
Start Frame Memory Write	Image Data Frame 1	Image Data Frame 2	Image Data Frame 3		Any Command	

8.1.4.2. Method 2

Image Data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloaded.

_	Start						_	Stop	_
	Start Frame Memory Write	Image Data Frame 1	Any Command	Set Frame Memory Write	Image Data Frame 2	Any Command		Any Command	

Note:


- 1. These apply to all Data Transfer Colour modes on Parallel interface.
- 2. The Frame Memory can contain both odd and even number of pixels for both Methods. Only complete pixel data will be stored in the Frame Memory.



8.1.5. MC2PA8201 Data Colour Coding

8.1.5.1. 8 Data Line Parallel


8.1.5.1.1. 12 bit/pixel (R 4-bit, G 4-bit, B 4-bit), 4,096 colours



Note: The Data order is as follows, MSB = D7, LSB = D0 and Picture Data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data.








Note: The Data order is as follows, MSB = D7, LSB = D0 and Picture Data is MSB = Bit5, LSB = Bit0 for Green data and MSB = Bit4, LSB = Bit0 for Red and Blue data.








Note: The Data order is as follows, MSB = D7, LSB = D0 and Picture Data is MSB = Bit5, LSB = Bit0 for Red, Green and Blue data.



8.1.5.1.4. 24 bit/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colours




Note: The Data order is as follows, MSB = D7, LSB = D0 and Picture Data is MSB = Bit7, LSB = Bit0 for Red, Green and Blue data.



8.1.5.2. 16. Data Line Parallel


8.1.5.2.1. 12 bit/pixel (R 4-bit, G 4-bit, B 4-bit), 4,096 colours



Note: The Data order is as follows, MSB = D15, LSB = D0 and Picture Data is MSB = Bit3, LSB = Bit0 for Red, Green and Blue data.




8.1.5.2.2. 16 bit/pixel (R 5-bit, G 6-bit, B 5-bit), 65,536 colours



Note: The Data order is as follows, MSB = D15, LSB = D0 and Picture Data is MSB = Bit5, LSB = Bit0 for Green data and MSB = Bit4, LSB = Bit0 for Red and Blue data.




8.1.5.2.3. 18 bit/pixel (R 6-bit, G 6-bit, B 6-bit), 262,144 colours



Note: The Data order is as follows, MSB = D15, LSB = D0 and Picture Data is MSB = Bit5, LSB = Bit0 for Red, Green and Blue data.



8.1.5.2.4. 24 bit/pixel (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colours



Note: The Data order is as follows, MSB = D15, LSB = D0 and Picture Data is MSB = Bit7, LSB = Bit0 for Red, Green and Blue data.




8.2. Display Data RAM

8.2.1. Configuration

The display data RAM stores display dots and consists of 1,843,200 bits (240x24x320 bits).

There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC.

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.





8.2.2. Memory to Display Address Mapping

8.2.2.1. Normal Display On or Partial Mode On, Vertical Scroll Off

In this mode, content of the frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0).

00h 02 03 04 0X 0Y 0Z 00h 01 02 03 04 0Y 01 01h 10 11 12 13 01h 11 12 02h 20 21 22 02h 20 21 30 40 4Z 320 lines 240 x 320 x 24bit 240 x 320 x 24bit Frame memory LCD panel UO W0 W1 W2 W0 W1 W2 13Dh 13Dh 13Eh Y0 13Eh Y2 13Fh 13Fh 240 columns


8.2.2.1. Normal Display On or Partial Mode On, Vertical Scroll Off



8.2.2.2 Vertical Scroll Mode


There is a vertical scrolling mode, which are determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

Example 1
TFA=2, VSA=318, BFA=0 when MADCTL Bit B4=0




Example 2

TFA=2, VSA=316, BFA=2 when MADCTL Bit B4=0





Example 3
TFA=2, VSA=316, BFA=2 when MADCTL Bit B4=0



Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA)≠320, Scrolling Mode is undefined.



8.2.2.3. Vertical Scroll example


8.2.2.3.1. Case 1: TFA+VSA+BFA<320

N/A. Do not set TFA+VSA+BFA<320, unless unexpected picture will be shown.


8.2.2.3.2. Case 2: TFA+VSA+BFA=320 (Rolling Scrolling)

Example 2-a. When TFA=0, VSA=320, BFA=0 and VSCRSADD=40.

MADCTL parameter B4 = "1"



MADCTL parameter B4 = "0"






TFA

Frame

Example 2-b. When TFA=30, VSA=290, BFA=0 and VSCRSADD=80.

MADCTL parameter B4 = "0" Memory Physical Axis (0,0) Physical Display Line Axis (0,0) TFA VSCRSADD Frame Display Memory MADCTL parameter B4 = "1" Memory Physical Axis (0,0) Physical Display Line Axis (0,0) VSCRSADD




TFA



8.2.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, B7 as described below.



B5	В6	В7	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0 0 1 Direct to Physical Colu		Direct to Physical Column Pointer	Direct to (319-Physical Page Pointer)
0	0 1 0 Direct to (23		Direct to (239-Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (239-Physical Column Pointer)	Direct to (319-Physical Page Pointer)
1	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
1	0	1	Direct to (319-Physical Page Pointer)	Direct to Physical Column Pointer
1	1 1 0 Direct to P		Direct to Physical Page Pointer	Direct to (239-Physical Column Pointer)
1	1 1 1 Direct to (319-Physi		Direct to (319-Physical Page Pointer)	Direct to (239-Physical Column Pointer)

For each image orientation, the controls for the column and page counters apply as below: - Table 8.3.3

Table 6.3.3		
Condition	Column Counter	Page Counter
When RAMWR/RAMRD command is accepted.	Return to "Start Column"	Return to "Start Page"
Complete Pixel Read/Write action	Increment by 1	No change
The Column counter value is larger than "End column."	Return to "Start Column"	Increment by 1
The Column counter value is larger than "End column" and the Page	Return to "Start Column"	Return to "Start Page"
counter value is larger than "End page".	Return to Start Column	Retuin to Start Fage

Note: Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is

D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0

One pixel unit represents 1 column and 1 page counter value on the Frame Memory.



The resultant image for each orientation setting is illustrated below:


Image in Frame Memory	B5	B6	B7
Normal Memory(0, Command(0, Dispaly	0	0	0
Y-Invert Memory(0, Command(0,0-) B	0	0	1
X-Invert Memory(0, → Left ← Command(0,0) VisqsiQ	0	1	0
X-Invert+Y-Invert Memory(0, Apadsic Command(0,0)	0	1	1
Exchange Row-Column Memory(0, B) Command(0, E)	1	0	0
Exchange Row-Column+X-Invert(270 deg rotation) Memory(0, Command(0, B	1	0	1
Exchange Row-Column+Y-Invert(90 deg rotation) Memory(0, Command(0,0)	1	1	0
Exchange Row-Column+X-Invert+Y-Invert Memory(0,	1	1	1




Example for rotation with B7, B6 and B5


This example is using following values: start page = 0, end page = 40, start column = 0 and end column = 20 => commands: page address set (0, 40) and column address set (0, 20).


The sent figure is as follows and its sending order is as follows.














8.3. Tearing Effect Output Line

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

8.3.1. Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line - see below).

Mode 2, the Tearing Effect Output signal consists of V-Sync and H-Sync information. There is one V-sync and 320 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line - see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.



8.3.2. Tearing Effect Line Timings

The Tearing Effect signal is described below:





Table 8.4.1. AC characteristics of Tearing Effect Signal Idle Mode Off/On (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Max.	unit	Description
tvdl	tvdl Vertical Timing Low Duration		-	ms	
tvdh	tvdh Vertical Timing High Duration		-	us	
thdl Horizontal Timing Low Duration		TBD	-	us	
thdh	Horizontal Timing High Duration	TBD	500	us	

Notes:

- 1. The timings in Table 8.4.1 apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.


Figure 8.4 Rise and fall times




The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:



8.3.3. Example 1 MCU Write is faster than Panel Read.




Data write to Frame Memory is now synchronized to the Panel Scan. It should be written during the vertical sync pulse of the Tearing Effect Output Line. This ensures that data is always written ahead of the panel scan and each Panel Frame refresh has a complete new image:






8.3.4. Example 2 MCU Write is Slower than Panel Read.



The MCU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer "catches" the MCU to Frame memory write position.





8.4. Preset Values

Display module suppliers can set preset values on their production line for optimum point individually for each display module with MC2PA8201.



8.5. Power ON/OFF Sequence

VDDI and VDD can be applied in any order.

VDD and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VDD and VDDI must be powered down minimum 120msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, VDDI or VDD can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.


Notes:

- 1. There will be no damage to the display module if the power sequences are not met.
- 2. There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- 3. There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- 4. If RESX line is not held stable by host during Power On Sequence as defined in Sections 8.5.1 and 8.5.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

The power on/off sequence is illustrated below:

8.5.1. Case 1 – RESX line is held High or Unstable by Host at Power On

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VDD and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.




Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.



8.5.2. Case 2 – RESX line is held Low by host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10usec after both VDD and VDDI have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

8.5.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. The display module must meet following requirements:

- There cannot be any damages for the display module or the display module cannot cause any damages for the host or lines of the interface.
- 2. There cannot be any abnormal visible effects (= display must be blank) with in 1 second on the display and remains blank until "Power On Sequence" powers it up.



8.6. Power Level Definition

8.6.1. Power levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:


- 1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 16,777,216 colours.
- 2. Partial Mode On, Idle Mode Off, Sleep Out. In this mode part of the display is used with maximum 16,777,216 colours.
- 3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display area is used but with 8 colours.
- 4. Partial Mode On, Idle Mode On, Sleep Out.
- In this mode, part of the display is used but with 8 colours. 5. Sleep In Mode.
 - In this mode, the DC:DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI power supply. Contents of the memory are safe.
- 6. Power Off Mode.

In this mode, both VDD and VDDI are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



8.6.2. Power flow chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by final customer, when there is changing from one power mode to another power mode.




8.7 Gamma Curves

MC2PA8201 incorporates a gamma adjustment.

We show characteristic to recommend as follows.


8.7.1. Gamma Curve 1 (GC0), applies the function y=x2.2

Gamma
$$y = x^{2.2}$$




8.7.2. Gamma Curve 2 (GC1), applies the function y=x1.8

Gamma
$$y = x^{1.8}$$



8.7.3. Gamma Curve 3 (GC2), applies the function y=x2.5


Gamma
$$y = x^{2.5}$$



8.7.4. Gamma Curve 4 (GC3) is linear, i.e. y=x1

$$Gamma y = x^1$$







8.8. Reset

8.8.1. Registers

The registers that are initialised are listed below.

	After Powered On	After Hardware Reset	After Software Reset	
Frame memory	Random	No Change	No Change	
Sleep	In	In	In	
Display mode	Normal	Normal	Normal	
Inversion	Off	Off	Off	
Display	Off	Off	Off	
Idle	Off	Off	Off	
Column Start Address	0000h	0000h	0000h	
Column End Address	00EFh	00EFh	if MADCTL's B5 =0: 00EFh if MADCTL's B5 =1: 013Fh	
Page Start Address	0000h	0000h	0000h	
Page End Address	013Fh	013Fh	if MADCTL's B5 =0: 013Fh if MADCTL's B5 =1: 00EFh	
Colour Set R[18:0][7:0] G[18:0][7:0] B[18:0][7:0]	Random	No Change	No Change	
Gamma setting	GC0	GC0	GC0	
Partial Area start	0000h	0000h	0000h	
Partial Area end	013Fh	013Fh	013Fh	
Vertical scroll Top fixed area	0000h	0000h	0000h	
Vertical scroll area	0140h	0140h	0140h	
Vertical scroll Bottom fixed area	0000h	0000h	0000h	
Vertical scroll Start address	0000h	0000h	0000h	
Colour Pixel Format	24 Bit/Pixel	24 Bit/Pixel	No Change	
Memory Data Access Control	00h	00h	No Change	
Vertical Scrolling	Off	Off	Off	
RDDPM	08h	08h	08h	
RDDMADCTL	00h	00h	No Change	
RDDCOLMOD	24 Bit/Pixel	24 Bit/Pixel	No Change	
RDDIM	00h	00h	00h	
RDDSM	00h	00h	00h	
RDDSDR	00h	00h	00h	
TE Output Line Off	Off	Off	Off	
TE Line Mode	Mode 1 (3)	Mode 1 (3)	Mode 1 (3)	

Notes:

- 1. There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.
- 2. Powered-On Reset finishes within 10µs after both VDD & VDDI are applied.
- 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.



8.8.2. Module Input/Output Pins

8.8.2.1. Output Pins, I/O Pins

	After Powered On	After Hardware Reset	After Software Reset
TE Line	Low	Low	Low
D[150] (output driver)	High Z(Inactive)	High Z(Inactive)	High Z(Inactive)

Note: There will be no output from D[15...0] during Power On/Off sequences, Hardware Reset and Software Reset.

8.8.2.2. Input pins

	During Power On Process	After Powered On	After Hardware Reset	After Software Reset	During Power Off Process
RESX	See 8.5	Input valid	Input valid	Input valid	See 8.5
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D[150] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid



8.8.3. Reset Timing




Table 8.9.3 Reset timing


Table 0.3.5 Reset tillling							
Signal	Symbol	Parameter	Min.	Max.	Unit		
RESX	tRW	Reset pulse duration	10		us		
	tRT	Reset cancel		5 (note 5)	ms		
	uxi	Reset cancer		120 (notes 6, 7)	ms		

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than ~5us	Reset Rejected
Longer than 9us	Reset
Between ~5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.



8.9. Colour depth conversion look up table - 4,096, 65,536 and 262,144 *colours to 16,777,216 colour*

R input (4bit) 12 bit/pixel - mode 4,096 colours	R input (5 bit) 16 bit/pixel - mode 65,536 colours	R input (6 bit) 18 bit/pixel mode 262,144 colours	R output (8bit) 24 bit/pixel -mode 16,777,216 colours	RGBSET Parameter
0000	00000	000000	R007 R006 R005 R004 R003 R002 R001 R000	1
0001	00001	000001	R017 R016 R015 R014 R013 R012 R011 R010	2
0010	00010	000010	R027 R026 R025 R024 R023 R022 R021 R020	3
0011	00011	000011	R037 R036 R035 R034 R033 R032 R031 R030	4
0100	00100	000100	R047 R046 R045 R044 R043 R042 R041 R040	5
0101	00101	000101	R057 R056 R055 R054 R053 R052 R051 R050	6
0110	00110	000110	R067 R066 R065 R064 R063 R062 R061 R060	7
0111	00111	000111	R077 R076 R075 R074 R073 R072 R071 R070	8
1000	01000	001000	R087 R086 R085 R084 R083 R082 R081 R080	9
1001	01001	001001	R097 R096 R095 R094 R093 R092 R091 R090	10
1010	01010	001010	R107 R106 R105 R104 R103 R102 R101 R100	11
1011	01011	001011	R117 R116 R115 R114 R113 R112 R111 R110	12
1100	01100	001100	R127 R126 R125 R124 R123 R122 R121 R120	13
1101	01101	001101	R137 R136 R135 R134 R133 R132 R131 R130	14
1110	01110	001110	R147 R146 R145 R144 R143 R142 R141 R140	15
1111	01111	001111	R157 R156 R155 R154 R153 R152 R151 R150	16
No Input	10000	010000	R167 R166 R165 R164 R163 R162 R161 R160	17
No Input	10001	010001	R177 R176 R175 R174 R173 R172 R171 R170	18
No Input	10010	010010	R187 R186 R185 R184 R183 R182 R181 R180	19
No Input	10011	010011	R197 R196 R195 R194 R193 R192 R191 R190	20
No Input	10100	010100	R207 R206 R205 R204 R203 R202 R201 R200	21
No Input	10101	010101	R217 R216 R215 R214 R213 R212 R211 R210	22
No Input	10110	010110	R227 R226 R225 R224 R223 R222 R221 R220	23
No Input	10111	010111	R237 R236 R235 R234 R233 R232 R231 R230	24
No Input	11000	011000	R247 R246 R245 R244 R243 R242 R241 R240	25
No Input	11001	011001	R257 R256 R255 R254 R253 R252 R251 R250	26
No Input	11010	011010	R267 R266 R265 R264 R263 R262 R261 R260	27
No Input	11011	011011	R277 R276 R275 R274 R273 R272 R271 R270	28
No Input	11100	011100	R287 R286 R285 R284 R283 R282 R281 R280	29
No Input	11101	011101	R297 R296 R295 R294 R293 R292 R291 R290	30
No Input	11110	011110	R307 R306 R305 R304 R303 R302 R301 R300	31
No Input	11111	011111	R317 R316 R315 R314 R313 R312 R311 R310	32



R input (4bit) 12 bit/pixel - mode 4,096 colours	R input (5 bit) 16 bit/pixel - mode 65,536 colours	R input (6 bit) 18 bit/pixel mode 262,144 colours	R output (8bit) 24 bit/pixel -mode 16,777,216 colours	RGBSET Parameter
No Input	No Input	100000	R327 R326 R325 R324 R323 R322 R321 R320	33
No Input	No Input	100001	R337 R336 R335 R334 R333 R332 R331 R330	34
No Input	No Input	100010	R347 R346 R345 R344 R343 R342 R341 R340	35
No Input	No Input	100011	R357 R356 R355 R354 R353 R352 R351 R350	36
No Input	No Input	100100	R367 R366 R365 R364 R363 R362 R361 R360	37
No Input	No Input	100101	R377 R376 R375 R374 R373 R372 R371 R370	38
No Input	No Input	100110	R387 R386 R385 R384 R383 R382 R381 R380	39
No Input	No Input	100111	R397 R396 R395 R394 R393 R392 R391 R390	40
No Input	No Input	101000	R407 R406 R405 R404 R403 R402 R401 R400	41
No Input	No Input	101001	R417 R416 R415 R414 R413 R412 R411 R410	42
No Input	No Input	101010	R427 R426 R425 R424 R423 R422 R421 R420	43
No Input	No Input	101011	R437 R436 R435 R434 R433 R432 R431 R430	44
No Input	No Input	101100	R447 R446 R445 R444 R443 R442 R441 R440	45
No Input	No Input	101101	R457 R456 R455 R454 R453 R452 R451 R450	46
No Input	No Input	101110	R467 R466 R465 R464 R463 R462 R461 R460	47
No Input	No Input	101111	R477 R476 R475 R474 R473 R472 R471 R470	48
No Input	No Input	110000	R487 R486 R485 R484 R483 R482 R481 R480	49
No Input	No Input	110001	R497 R496 R495 R494 R493 R492 R491 R490	50
No Input	No Input	110010	R507 R506 R505 R504 R503 R502 R501 R500	51
No Input	No Input	110011	R517 R516 R515 R514 R513 R512 R511 R510	52
No Input	No Input	110100	R527 R526 R525 R524 R523 R522 R521 R520	53
No Input	No Input	110101	R537 R536 R535 R534 R533 R532 R531 R530	54
No Input	No Input	110110	R547 R546 R545 R544 R543 R542 R541 R540	55
No Input	No Input	110111	R557 R556 R555 R554 R553 R552 R551 R550	56
No Input	No Input	111000	R567 R566 R565 R564 R563 R562 R561 R560	57
No Input	No Input	111001	R577 R576 R575 R574 R573 R572 R571 R570	58
No Input	No Input	111010	R587 R586 R585 R584 R583 R582 R581 R580	59
No Input	No Input	111011	R597 R596 R595 R594 R593 R592 R591 R590	60
No Input	No Input	111100	R607 R606 R605 R604 R603 R602 R601 R600	61
No Input	No Input	111101	R617 R616 R615 R614 R613 R612 R611 R610	62
No Input	No Input	111110	R627 R626 R625 R624 R623 R622 R621 R620	63
No Input	No Input	111111	R637 R636 R635 R634 R633 R632 R631 R630	64



G input (4bit) 12 bit/pixel - mode 4,096 colours	G input (6 bit) 16 bit/pixel - mode 65,536 colours	G input (6 bit) 18 bit/pixel - mode 262,144 colours	G output (8bit) 24 bit/pixel -mode 16,777,216 colours	RGBSET Parameter
0000	000000	000000	G007 G006 G005 G004 G003 G002 G001 G000	65
0001	000001	000001	G017 G016 G015 G014 G013 G012 G011 G010	66
0010	000010	000010	G027 G026 G025 G024 G023 G022 G021 G020	67
0011	000011	000011	G037 G036 G035 G034 G033 G032 G031 G030	68
0100	000100	000100	G047 G046 G045 G044 G043 G042 G041 G040	69
0101	000101	000101	G057 G056 G055 G054 G053 G052 G051 G050	70
0110	000110	000110	G067 G066 G065 G064 G063 G062 G061 G060	71
0111	000111	000111	G077 G076 G075 G074 G073 G072 G071 G070	72
1000	001000	001000	G087 G086 G085 G084 G083 G082 G081 G080	73
1001	001001	001001	G097 G096 G095 G094 G093 G092 G091 G090	74
1010	001010	001010	G107 G106 G105 G104 G103 G102 G101 G100	75
1011	001011	001011	G117 G116 G115 G114 G113 G112 G111 G110	76
1100	001100	001100	G127 G126 G125 G124 G123 G122 G121 G120	77
1101	001101	001101	G137 G136 G135 G134 G133 G132 G131 G130	78
1110	001110	001110	G147 G146 G145 G144 G143 G142 G141 G140	79
1111	001111	001111	G157 G156 G155 G154 G153 G152 G151 G150	80
No Input	010000	010000	G167 G166 G165 G164 G163 G162 G161 G160	81
No Input	010001	010001	G177 G176 G175 G174 G173 G172 G171 G170	82
No Input	010010	010010	G187 G186 G185 G184 G183 G182 G181 G180	83
No Input	010011	010011	G197 G196 G195 G194 G193 G192 G191 G190	84
No Input	010100	010100	G207 G206 G205 G204 G203 G202 G201 G200	85
No Input	010101	010101	G217 G216 G215 G214 G213 G212 G211 G210	86
No Input	010110	010110	G227 G226 G225 G224 G223 G222 G221 G220	87
No Input	010111	010111	G237 G236 G235 G234 G233 G232 G231 G230	88
No Input	011000	011000	G247 G246 G245 G244 G243 G242 G241 G240	89
No Input	011001	011001	G257 G256 G255 G254 G253 G252 G251 G250	90
No Input	011010	011010	G267 G266 G265 G264 G263 G262 G261 G260	91
No Input	011011	011011	G277 G276 G275 G274 G273 G272 G271 G270	92
No Input	011100	011100	G287 G286 G285 G284 G283 G282 G281 G280	93
No Input	011101	011101	G297 G296 G295 G294 G293 G292 G291 G290	94
No Input	011110	011110	G307 G306 G305 G304 G303 G302 G301 G300	95
No Input	011111	011111	G317 G316 G315 G314 G313 G312 G311 G310	96



G input (4bit) 12 bit/pixel - mode 4,096 colours	G input (6 bit) 16 bit/pixel - mode 65,536 colours	G input (6 bit) 18 bit/pixel - mode 262,144 colours	G output (8bit) 24 bit/pixel -mode 16,777,216 colours	RGBSET Parameter
No Input	100000	100000	G327 G326 G325 G324 G323 G322 G321 G320	97
No Input	100001	100001	G337 G336 G335 G334 G333 G332 G331 G330	98
No Input	100010	100010	G347 G346 G345 G344 G343 G342 G341 G340	99
No Input	100011	100011	G357 G356 G355 G354 G353 G352 G351 G350	100
No Input	100100	100100	G367 G366 G365 G364 G363 G362 G361 G360	101
No Input	100101	100101	G377 G376 G375 G374 G373 G372 G371 G370	102
No Input	100110	100110	G387 G386 G385 G384 G383 G382 G381 G380	103
No Input	100111	100111	G397 G396 G395 G394 G393 G392 G391 G390	104
No Input	101000	101000	G407 G406 G405 G404 G403 G402 G401 G400	105
No Input	101001	101001	G417 G416 G415 G414 G413 G412 G411 G410	106
No Input	101010	101010	G427 G426 G425 G424 G423 G422 G421 G420	107
No Input	101011	101011	G437 G436 G435 G434 G433 G432 G431 G430	108
No Input	101100	101100	G447 G446 G445 G444 G443 G442 G441 G440	109
No Input	101101	101101	G457 G456 G455 G454 G453 G452 G451 G450	110
No Input	101110	101110	G467 G466 G465 G464 G463 G462 G461 G460	111
No Input	101111	101111	G477 G476 G475 G474 G473 G472 G471 G470	112
No Input	110000	110000	G487 G486 G485 G484 G483 G482 G481 G480	113
No Input	110001	110001	G497 G496 G495 G494 G493 G492 G491 G490	114
No Input	110010	110010	G507 G506 G505 G504 G503 G502 G501 G500	115
No Input	110011	110011	G517 G516 G515 G514 G513 G512 G511 G510	116
No Input	110100	110100	G527 G526 G525 G524 G523 G522 G521 G520	117
No Input	110101	110101	G537 G536 G535 G534 G533 G532 G531 G530	118
No Input	110110	110110	G547 G546 G545 G544 G543 G542 G541 G540	119
No Input	110111	110111	G557 G556 G555 G554 G553 G552 G551 G550	120
No Input	111000	111000	G567 G566 G565 G564 G563 G562 G561 G560	121
No Input	111001	111001	G577 G576 G575 G574 G573 G572 G571 G570	122
No Input	111010	111010	G587 G586 G585 G584 G583 G582 G581 G580	123
No Input	111011	111011	G597 G596 G595 G594 G593 G592 G591 G590	124
No Input	111100	111100	G607 G606 G605 G604 G603 G602 G601 G600	125
No Input	111101	111101	G617 G616 G615 G614 G613 G612 G611 G610	126
No Input	111110	111110	G627 G626 G625 G624 G623 G622 G621 G620	127
No Input	111111	111111	G637 G636 G635 G634 G633 G632 G631 G630	128



B input (4bit) 12 bit/pixel - mode 4,096 colours	B input (5 bit) 16 bit/pixel - mode 65,536 colours	B input (6 bit) 18 bit/pixel - mode 262,144 colours	B output (8bit) 24 bit/pixel -mode 16,777,216 colours	RGBSET Parameter
0000	00000	000000	B007 B006 B005 B004 B003 B002 B001 B000	129
0001	00001	000001	B017 B016 B015 B014 B013 B012 B011 B010	130
0010	00010	000010	B027 B026 B025 B024 B023 B022 B021 B020	131
0011	00011	000011	B037 B036 B035 B034 B033 B032 B031 B030	132
0100	00100	000100	B047 B046 B045 B044 B043 B042 B041 B040	133
0101	00101	000101	B057 B056 B055 B054 B053 B052 B051 B050	134
0110	00110	000110	B067 B066 B065 B064 B063 B062 B061 B060	135
0111	00111	000111	B077 B076 B075 B074 B073 B072 B071 B070	136
1000	01000	001000	B087 B086 B085 B084 B083 B082 B081 B080	137
1001	01001	001001	B097 B096 B095 B094 B093 B092 B091 B090	138
1010	01010	001010	B107 B106 B105 B104 B103 B102 B101 B100	139
1011	01011	001011	B117 B116 B115 B114 B113 B112 B111 B110	140
1100	01100	001100	B127 B126 B125 B124 B123 B122 B121 B120	141
1101	01101	001101	B137 B136 B135 B134 B133 B132 B131 B130	142
1110	01110	001110	B147 B146 B145 B144 B143 B142 B141 B140	143
1111	01111	001111	B157 B156 B155 B154 B153 B152 B151 B150	144
No Input	10000	010000	B167 B166 B165 B164 B163 B162 B161 B160	145
No Input	10001	010001	B177 B176 B175 B174 B173 B172 B171 B170	146
No Input	10010	010010	B187 B186 B185 B184 B183 B182 B181 B180	147
No Input	10011	010011	B197 B196 B195 B194 B193 B192 B191 B190	148
No Input	10100	010100	B207 B206 B205 B204 B203 B202 B201 B200	149
No Input	10101	010101	B217 B216 B215 B214 B213 B212 B211 B210	150
No Input	10110	010110	B227 B226 B225 B224 B223 B222 B221 B220	151
No Input	10111	010111	B237 B236 B235 B234 B233 B232 B231 B230	152
No Input	11000	011000	B247 B246 B245 B244 B243 B242 B241 B240	153
No Input	11001	011001	B257 B256 B255 B254 B253 B252 B251 B250	154
No Input	11010	011010	B267 B266 B265 B264 B263 B262 B261 B260	155
No Input	11011	011011	B277 B276 B275 B274 B273 B272 B271 B270	156
No Input	11100	011100	B287 B286 B285 B284 B283 B282 B281 B280	157
No Input	11101	011101	B297 B296 B295 B294 B293 B292 B291 B290	158
No Input	11110	011110	B307 B306 B305 B304 B303 B302 B301 B300	159
No Input	11111	011111	B317 B316 B315 B314 B313 B312 B311 B310	160



B input (4bit) 12 bit/pixel - mode 4,096 colours	B input (5 bit) 16 bit/pixel - mode 65,536 colours	B input (6 bit) 18 bit/pixel - mode 262,144 colours	B output (8bit) 24 bit/pixel -mode 16,777,216 colours	RGBSET Parameter
No Input	No Input	100000	B327 B326 B325 B324 B323 B322 B321 B320	161
No Input	No Input	100001	B337 B336 B335 B334 B333 B332 B331 B330	162
No Input	No Input	100010	B347 B346 B345 B344 B343 B342 B341 B340	163
No Input	No Input	100011	B357 B356 B355 B354 B353 B352 B351 B350	164
No Input	No Input	100100	B367 B366 B365 B364 B363 B362 B361 B360	165
No Input	No Input	100101	B377 B376 B375 B374 B373 B372 B371 B370	166
No Input	No Input	100110	B387 B386 B385 B384 B383 B382 B381 B380	167
No Input	No Input	100111	B397 B396 B395 B394 B393 B392 B391 B390	168
No Input	No Input	101000	B407 B406 B405 B404 B403 B402 B401 B400	169
No Input	No Input	101001	B417 B416 B415 B414 B413 B412 B411 B410	170
No Input	No Input	101010	B427 B426 B425 B424 B423 B422 B421 B420	171
No Input	No Input	101011	B437 B436 B435 B434 B433 B432 B431 B430	172
No Input	No Input	101100	B447 B446 B445 B444 B443 B442 B441 B440	173
No Input	No Input	101101	B457 B456 B455 B454 B453 B452 B451 B450	174
No Input	No Input	101110	B467 B466 B465 B464 B463 B462 B461 B460	175
No Input	No Input	101111	B477 B476 B475 B474 B473 B472 B471 B470	176
No Input	No Input	110000	B487 B486 B485 B484 B483 B482 B481 B480	177
No Input	No Input	110001	B497 B496 B495 B494 B493 B492 B491 B490	178
No Input	No Input	110010	B507 B506 B505 B504 B503 B502 B501 B500	179
No Input	No Input	110011	B517 B516 B515 B514 B513 B512 B511 B510	180
No Input	No Input	110100	B527 B526 B525 B524 B523 B522 B521 B520	181
No Input	No Input	110101	B537 B536 B535 B534 B533 B532 B531 B530	182
No Input	No Input	110110	B547 B546 B545 B544 B543 B542 B541 B540	183
No Input	No Input	110111	B557 B556 B555 B554 B553 B552 B551 B550	184
No Input	No Input	111000	B567 B566 B565 B564 B563 B562 B561 B560	185
No Input	No Input	111001	B577 B576 B575 B574 B573 B572 B571 B570	186
No Input	No Input	111010	B587 B586 B585 B584 B583 B582 B581 B580	187
No Input	No Input	111011	B597 B596 B595 B594 B593 B592 B591 B590	188
No Input	No Input	111100	B607 B606 B605 B604 B603 B602 B601 B600	189
No Input	No Input	111101	B617 B616 B615 B614 B613 B612 B611 B610	190
No Input	No Input	111110	B627 B626 B625 B624 B623 B622 B621 B620	191
No Input	No Input	111111	B637 B636 B635 B634 B633 B632 B631 B630	192



9. Absolute Maximum Ratings

Table9.-1

Item	Symbol	Unit	Value	Notes
Power supply voltage(1)	VCCI-GND	V	-0.3 to 2.2	1,3
Power supply voltage(2)	VCC-GND	V	-0.3 to 4.6	1,2
Power supply voltage(3)	VCCA-GND	V	-0.3 to 4.6	1,2
Power supply voltage(4)	VOUT1-GND	V	-0.3 to 6.3	1,4
Power supply voltage(5)	VREG-GND	V	-0.3 to 6.3	1,5
Power supply voltage(6)	VGH-GND	V	-0.3 to 16.5	1,6
Power supply voltage(7)	GND-VGL	V	-0.3 to 16.5	1,7
Power supply voltage(8)	VGH-VGL	V	<32	1,6,7,8
Power supply voltage(9)	GND-VCL	V	-0.3 to 4.6	1
Input signal voltage	Vt	V	-0.3 to VCCI+0.3	1
Operation temperature	Topr	Degrees C	-40 to+85	1
Storage temperature	Tstg	Degrees C	-55 to+110	1

Note 1) If used beyond the absolute maximum ratings, the LSI may be permanently damaged. It is strongly recommended to use the LSI at a condition within the electrical characteristics for normal operation. Exposure to a condition not within the electrical characteristics may affect device's reliability.

Note 2) Make sure: $VCC = VCCA \ge GND$.


Note 3) Make sure: $VCCI \ge GND$.

Note 4) Make sure: VOUT1 \geq GND.

Note 5) Make sure: VOUT1-0.3V \geq VREG. Note 6) Make sure: VGH \geq GND.

Note 7) Make sure: GND ≥ VGL.

Note 8) Not over than absolute maximum voltage including the panel in On/Off and the ripple voltage of wave pattern.





10. Electric Characteristics

10.1. DC Characteristics(VCC=2.60V to 2.95V,Ta=-40 to +85 degree C)

Item		Symbol	Unit	Test Condition	Min.	Тур.	Max.
Input high voltage		VIH	V	VCCI=1.65V to 1.95V	0.7 x VCCI	-	VCCI
Input low voltage		VIL	V	VCCI=1.65V to 1.95V	-0.3	-	0.3 x VCCI
Output high vol (DB15-DB0)	tage	VOH1	V	VCCI=1.65V to 1.95V, IOH=-0.1mA	0.8 x VCCI	-	-
Output low volta (DB15- DB0)	age	VOL1	V	VCCI=1.65V to 1.95V, IOL=0.1mA	-	-	0.2 x VCCI
I/O leakage cur	rent	ILi	uA	Vin=0 to VCCI	-1	-	1
Current consumption (VCC, VCCI -GND)	Normal display mode	IOP1	mA	Ta=25 degrees C, VCCI=1.8V, VCC=2.8 V Frame reverse RC Oscillation: fosc=920kHz Frame frequency=61Hz 1H clocks=46,FP=BP=4 VR1=3.76V,VR2=2.42V(expected value) fcp1=fcp3=10KHz,fcp2=5KHz Teester Load (~100pF)	5.31	6.63	7.95
Current consumption (VCC, VCCI -GND)	8-color/ partial display mode	IOP2	mA	Ta=25 degrees C, 8-color display, VCC, VCCA=2.8V,VCCI=1.8V Frame reverse RC Oscillation: fosc=920kHz	0.80	1.00	1.20
Current consumption (VCC, VCCI-GND)	Sleep mode	IST	uA	VCC, VCCA=2.8V, VCCI=1.8V, Ta=25 degrees C	-	4-	10.0

Table10.1.- 1



Item	Symbol	Unit	Test Condition	Min.	Тур.	Max.
	VOUT1	V	VCC=VCCA= 2.8V,VCCI=1.8V, fosc=920kHz, Ta=25 degrees C. VR1=[1000]=3.762V, VR2=[1000]=2.420, C11=C12=C21=C22=C13=1uF/B characteristics VOUT1=VGH=VGL=VCL=1uF/B characteristics No panel load, Iload=1.5mA	4.95	' _	5.60
	VREG	V	VCC=VCCA= 2.8V,VCCI=1.8V, fosc=920kHz, Ta=25 degrees C. VR1=[1000]=3.762V, VR2=[1000]=2.420, VREG=[01000]=4.000, C11=C12=C21=C22=C13=1uF/B characteristics VOUT1=VGH=VGL=VCL=1uF/B characteristics No panel load,	3.00	<u>.</u>	4.12
Step-up output voltage	VGH	V	VCC=VCCA=2.8VV,VCCI=1.8V fosc=920kHz, Ta=25 degrees C. VR1=[1000]=3.762V, VR2=[1000]=2.420, VGH=2xVR1+VR2 C11=C12=C21=C22=C13=1uF/B characteristics VOUT1=VGH=VGL=VCL=1uF/B characteristics No panel load, Iload=-100uA	9.00	-	9.85
	VGL	V	VCC=VCCA=2.75V,VCCI=!.8V fosc=920kHz, Ta=25 degrees C. VR1=[1000]=3.762V, VR2=[1000]=2.420 VGL=-1x(VR1+VR2), C11=C12=C21=C22=C13=1uF/B characteristics VOUT1=VGH=VGL=VCL=1uF/B characteristics No panel load, Iload=+100uA	-6.00	-	-5.40
	VGH-VGL	V	Please use even a mode to be at the time of movement within max value.	-	-	(27.5)
	VCL	V	VCC=VCCA=2.8V,VCCI=1.8V fosc=920KHz, Ta=25 degrees C. VCL=-1xVCC C11=C12=C21=C22=C13=1uF/B characteristics VOUT1=VGH=VGL=VCL=1uF/B characteristics No panel load, Iload=+500uA	2.30	' -	2.80-

Table10.1-2



10.2. AC Characteristics

8,16bit bus interface operation




Fig 10.2.-1



Reset operation




Fig 10.2.-2



Table 10.2.-1: Clock Characteristics

Item	Symbol	Unit	Timing diagram	Min	Тур	Max
RC Oscillation clock	tosc	kHz	VCC=2.8, VCCI=1.8V	892.4	920.0	947.6

fosc=fTEx1Hclocksx(320+BP+FP) fTE: frame frequency,BP=2H, FP=2H, IHclocks=46

Table 10.2.-2: MeSSI mode(16-/8-bit mode), VCC=2.6 to 2.95V, VCCI=1.65V to 1.95V

ltem	Symbol	Unit	Timing diagram	Min	Тур	Max
Address setup time	tast	ns	Figure 11.21	10	-	-
Address hold time	taht	ns	Figure 11.21	10	-	
CSX "H" pulse width	tchw	ns	Figure 11.21	0	-	-
Chip select setup time (write)	tcs	ns	Figure 11.21	35	-	-
Chip select setup time (Read)	trcs	ns	Figure 11.21	45	-	-
Chip select setup time (Read FM)	trcsfm	ns	Figure 11.21	355	-	-
Chip select wait time (Write/Read)	tcsf	ns	Figure 11.21	10	-	-
Write cycle	twc	ns	Figure 11.21	100	-	-
Control pulse "H" duration	twrh	ns	Figure 11.21	35	-	-
Control pulse "L" duration	twrl	ns	Figure 11.21	35	-	-
Read cycle (ID)	trc	ns	Figure 11.21	160	-	-
Read cycle (FM)	trcfm	ns	Figure 11.21	450	-	-
Control pulse "H" duration (ID)	trdh	ns	Figure 11.21	90	-	-
Control pulse "L" duration (ID)	trdl	ns	Figure 11.21	45	-	-
Control pulse "H" duration (FM)	trdhfm	ns	Figure 11.21	90	-	-
Control pulse "L" duration (FM)	trdlfm	ns	Figure 11.21	355	-	-
Data setup time	tdst	ns	Figure 11.21	10	-	-
Data hold time	tdht	ns	Figure 11.21	10	-	-
Read access time (ID)	trat	ns	Figure 11.21	-		40
Read access time(FM)	tratfm	ns	Figure 11.21	-		340
Output disable time	todh	ns	Figure 11.21	20		80



Table 10.2.-3 Reset operation

Item	Symbol	Unit	Timing diagram	Min	Тур	Max
Reset "Low" level width	tRES	us	Figure 11.23	10	-	-
Reset rise time	trRES	ns	Figure 11.23	-	-	10

When Reset L-period is less than about 5usec, reset function don't work.