## CS61C Fall 2014 Discussion 3

## 1. Translate the following C code into MIPS.

```
addiu $t0, $0, 0
// Strcpy:
                                         Loop: addu $t1, $s1, $t0 # s1[i]
// $s1 -> char s1[] = "Hello!";
                                               addu $t2, $s2, $t0 # s2[i]
// $s2 -> char *s2 =
                                               lb $t3, 0($t1) # char is
// malloc(sizeof(char)*7);
                                                                             # s2[i] = s1[i];
                                               sb $t3, 0($t2) # 1 byte!
int i=0;
                                               addiu $t0, $t0, 1 #i++:
do {
                                               addiu $t1, $t1, 1 # new s1[i]
   s2[i] = s1[i];
   i++;
                                               lb $t4, 0($t1)
} while (s1[i] != '\0');
                                               bne $t4, $zero, Loop
s2[i] = ' \0';
                                         Done: sb $t4, 1($t2)
// Nth Fibonacci(n):
// $s0 -> n, $s1 -> fib
                                               beq $s0, $0, Ret0
// $t0 -> i, $t1 -> j
                                                addiu $t2, $zer0, 1
// Assume fib, i, j are these values
                                                beq $s0, $t2, Ret1
int fib = 1, i = 1, j = 1;
                                               addiu $s0, $s0, -2
                                         Loop: beq $s0, $0, RetF
if (n==0)
          return 0;
else if (n==1) return 1;
                                               addu $s1, $t0, $t1
n = 2;
                                               addiu $t0, $t1, 0
while (n != 0) {
                                               addiu $t1, $s1, 0
   fib = i + j;
                                               addiu $s0, $s0, -1
   j = i;
                                               j Loop
   i = fib;
                                         Ret0: addiu $v0, $0, 0
   n--;
                                                   Done
                                         Ret1: addiu $v0, $0, 1
return fib;
                                              j Done
                                         RetF: addu $v0, $0, $s1
                                         Done: ...
                                         L1: addiu $t0, $0, 2
// Collatz conjecture
                                              div $s0, $t0  # puts (n%2) in $hi
// $s0 -> n
                                                                \# sets $t0 = (n%2)
                                              mfhi $t0
unsigned n;
L1: if (n % 2) goto L2;
                                               bne $t0, $0, L2
goto L3;
L2: if (n == 1) goto L4;
                                              j L3
n = 3 * n + 1;
                                         L2: addiu $t0, $0, 1
goto L1;
                                               beq $s0, $t0, L4
L3: n = n >> 1;
                                               addiu $t0, $0, 3
goto L1;
                                               mul $s0, $s0, $t0
L4: return n;
                                               addiu $s0, $s0, 1
                                               j L1
                                              srl $s0, $s0, 1
                                         L3:
                                               į L1
                                         L4:
```

## **MIPS Addressing Modes**

- We have several **addressing modes** to access memory (immediate not listed):
  - o **Base displacement addressing**: Adds an immediate to a register value to create a memory address (used for lw, lb, sw, sb)
  - o **PC-relative addressing**: Uses the PC (actually the current PC plus four) and adds the I-value of the instruction (multiplied by 4) to create an address (used by I-format branching instructions like beg, bne)
  - Pseudodirect addressing: Uses the upper four bits of the PC and concatenates a 26-bit value from the instruction (with implicit 00 lowest bits) to make a 32-bit address (used by J-format instructions)
  - o Register Addressing: Uses the value in a register as a memory address (jr)
- 2. You need to jump to an instruction that 2^28 + 4 bytes higher than the current PC. How do you do it? Assume you know the exact destination address at compile time. (Hint: you need multiple instructions)

The jump instruction can only reach addresses that share the same upper 4 bits as the PC. A jump 2^28+4 bytes away would require changing the fourth highest bit, so a jump instruction is not sufficient. We must manually load our 32 bit address into a register and use jr.

```
lui $at {upper 16 bits of Foo}
ori $at $at {lower 16 bits of Foo}
jr $at
```

3. You now need to branch to an instruction 2^17 + 4 bytes higher than the current PC, when \$t0 equals 0. Assume that we're not jumping to a new 2^28 byte block. Write MIPS to do this.

```
for example:
beq $t0, $zero, Jump
Jump: j Func
```

4. Given the following MIPS code (and instruction addresses), fill in the blank fields for the following instructions (you'll need your green sheet!):

```
      0x002cff00: loop: addu $t0, $t0, $t0
      | 0 | 8 | 8 | 8 | 0 | 0x21 |

      0x002cff04: jal foo
      | 3 | 0xc0001
      | 0x00001

      0x002cff08: bne $t0, $zero, loop
      | 5 | 8 | 0 | -3 |
      | -3 |

      ...
      0x00300004: foo: jr $ra
      $ra= 0x2cff08
```

5. What instruction is 0x00008A03?