#### CS 61C Fall 2014 – Discussion 5 – Direct Mapped Caches

In the following diagram, each block represents 8 bits (1 byte) of data. Our memory is **byte-addressed**, meaning that there is one address for each byte. Compare this to **word-addressed**, which means that there is one address for each word.

## **The Geometry of Caches**

Main Memory	Cache Number	Main Memory			
	0	3	2	1	0
6	U	7	6	5	4
5	1	11	10	9	8
4	1	15	14	13	12
3	2	19	18	17	16
2	2	23	22	21	20
1	2	27	26	25	24
0	3	31	30	29	28

	Index Number	Offset				
CPU		3	2	1	0	
Cache	0					
	1					

Tag bits	Index bits	Offset bits	Total
29	1	2	32

 $1 \, word = 4 \, bytes = 32 \, bits$   $Index \, bits = \log_2(Number \, of \, index \, rows)$   $Offset \, bits = \log_2(Number \, of \, offsets \, columns)$ 

# 1. Direct mapped caches

- 1. How many bytes of data can our cache hold? \_\_\_8 \_\_ How many words? \_\_\_2
- 2. Fill in the "Tag bits, Index bits, Offset bits" with the correct T:I:O breakdown according to the diagram.
- 3. Let's say we have a 8192KiB cache with an 128B block size, what is the tag, index, and offset of 0xFEEDF00D?

FE	ED	F0	0D	
1111 1110	1110 1101	1111 0000	0000 1101	

Tag: 1 1111 1101 (0x1FD) Index: \_\_\_\_\_ Offset: \_\_\_\_ 7

4. Fill in the table below. Assume we have a write-through cache, so the number of bits per row includes only the cache data, the tag, and the valid bit.

Address size (bits)	Cache size	Block size	Tag bits	Index bits	Offset bits	Bits per row
16	4KiB	4B	4	10	2	37
32	32KiB	16B	17	11	4	146
32	64 KiB	16B	16	12	4	145
64	2048KiB	128B	43	14	7	1068

#### 2. Cache hits and misses

Assume we have the following cache. Classify each of the following byte memory accesses as a cache hit (H), cache miss (M), or cache miss with replacement (R). 8 bits => Tag = 3 bits; Index = 2 bits; Offset = 3 bits

Offset Index 6 5 3 2 1 0 Number 7 4 0 **CPU** Cache 1 Tag: 27 bits 2 3

```
1. 0 \times 000000004 = 00000100 = 01014 M
2. 0 \times 000000005 = 00000101 = 0|0|5 H
3. 0 \times 000000068 = 01101000 = 3 | 1 | 0
4. 0 \times 0000000 C8 = 110 01 000 = 6 | 1 | 0
5. 0 \times 0000000 DD = 110 11 101 = 6 | 3 | 5
6. 0 \times 000000045 = 01000101 = 2|0|5 R
7. 0 \times 0000000004 = 00000100 = 0|0|4 R
8. 0 \times 0000000 C8 = 110 01 000 = 6 | 1 | 0 H
```

**Self check:** Of the 32 bits in each address, which bits do we use to find the *row* of the cache to use?

## 3. Analyzing C Code

Index: 2 bits

Offset: 3 bits

```
#define NUM INTS 8192
int A[NUM_INTS]; /** A lives at 0x100000 */
int i, total = 0;
for (i = 0; i < NUM_INTS; i += 128) { A[i] = i; } /** Line 1 */
for (i = 0; i < NUM INTS; i += 128) { total += A[i]; } /** Line 2 */</pre>
```

Let's say you have a byte-addressed computer with a total address space of 1MiB. It features a 16KiB CPU cache with 1KiB blocks.

- 2. What is the T:I:O breakdown? 6 tag bits 4 index bits
- 50 % 3. Calculate the cache hit rate for the line marked Line 1: \_\_\_
- 4. Calculate the cache hit rate for the line marked Line 2: \_\_\_

### 4. Average Memory Access Time

AMAT is the average (expected) time it takes for memory access. It can be calculated using this formula:

 $AMAT = hit time + miss rate \times miss penalty$ 

Remember that the miss penalty is the *additional* time it takes for memory access in the event of a cache miss. Therefore, a cache miss takes hit time + miss penalty time.

- 1. Suppose that you have a cache system with the following properties. What is the AMAT?
  - a) L1\$ hits in 1 cycle (local miss rate 25%)
  - b) L2\$ hits in 10 cycles (local miss rate 40%)
  - c) L3\$ hits in 50 cycles (global miss rate 6%)
  - d) Main memory hits in 100 cycles (always hits)

```
1 + 25\% \times (10 + 40\% \times (50)) + 6\% \times (100) = 14.5 cycles
```