





*Reset is an input from the mcu
-DRDY is a output that indicate that the DATA is READY at the output (0 is DATA READY).
-DOUT-DRDY is a output that indicate serial data at the output is ready (0 is Dout and DRDY is ready).
-SCLK is a clock signal to the slaves of SPI communication.
-DIN or DATA IN is a MOSI port of the SPI communication.
-CS is the chip selector from the MCU. It is the same Chip Select of the SPI communication.
-START is a additional port for the communication and indicate from the MCU to the ADC that the conversion will start. It should be connected to a GPIO port in the MCU.










APPROVALS	DATE	PROJECT	Altium
ENG:	+	PROJECT REVISION	9cc769106a341d6b61c25797569358b1a727c29e2d1d8e4ba230eb8
DSN:	+	TITLE	*
CHK:	+	REFERENCE DOCUMENTS	
BOM:		SIZE	CAGE CODE DWG NO.
ASSY DWG:		B	REV
FAB DWG:		SCALE:	FILE NAME
PCB DWG:		DI with SPI Com.SchDoc	SHEET 3 OF 10









Title		
Size A	Number	Revision
Date:	6/30/2023	Sheet of
File:	C:\Users\...\Ethernet.SchDoc	Drawn By:


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED




APPROVALS	DATE	PROJECT	Altium
ENG: +		PROJECT REVISION	
DSN: +		DOCUMENT REVISION	
CHK: +		DESIGN ITEM	
		TITLE	
		REFERENCE DOCUMENTS	
		BOM:	
		ASSY DWG:	
		FAB DWG:	
		PCB DWG:	
		SCALE:	
		FILE NAME	
		SHEET	
		OF	
		10	





Title		
Size	Number	Revision
A		
Date:	6/30/2023	Sheet of
File:	C:\Users\...\HDMI.SchDoc	Drawn By:



Board Stack Report