

IRFS4321PbF IRFSL4321PbF

Applications


- Motion Control Applications
- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- Hard Switched and High Frequency Circuits


Benefits

- Low R_{DSON} Reduces Losses
- Low Gate Charge Improves the Switching Performance
- Improved Diode Recovery Improves Switching & EMI Performance
- 30V Gate Voltage Rating Improves Robustness
- Fully Characterized Avalanche SOA

HEXFET® Power MOSFET

V _{DSS}		150V
R _{DS(on)}	typ.	12m Ω
	max.	15m Ω
I_D		85A ①





G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	85 ①	А
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	60	
I _{DM}	Pulsed Drain Current ②	330	
P _D @T _C = 25°C	Maximum Power Dissipation	350	W
	Linear Derating Factor	2.3	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	120	mJ
T _J	Operating Junction and	-55 to + 175	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ®		0.43*	°C/W
$R_{ hetaJA}$	Junction-to-Ambient ®		40	

 $^{^*}$ R_{θ JC} (end of life) for D²Pak and TO-262 = 0.65°C/W. This is the maximum measured value after 1000 temperature cycles from -55 to 150°C and is accounted for by the physical wearout of the die attach medium.

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	150			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		150		mV/°C	Reference to 25°C, I _D = 1mA ^②
R _{DS(on)}	Static Drain-to-Source On-Resistance		12	15	mΩ	$V_{GS} = 10V, I_D = 33A $ ④
$V_{GS(th)}$	Gate Threshold Voltage	3.0		5.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I_{DSS}	Drain-to-Source Leakage Current			20	μΑ	$V_{DS} = 150V, V_{GS} = 0V$
				1.0	mA	$V_{DS} = 150V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
$R_{G(int)}$	Internal Gate Resistance		0.8		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	130			S	$V_{DS} = 25V, I_{D} = 50A$
Q_g	Total Gate Charge		71	110	nC	$I_D = 50A$
Q_{gs}	Gate-to-Source Charge		24			$V_{DS} = 75V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		21	_		V _{GS} = 10V ⊕
t _{d(on)}	Turn-On Delay Time		18		ns	$V_{DD} = 98V$
t _r	Rise Time		60			$I_D = 50A$
$t_{d(off)}$	Turn-Off Delay Time	—	25			$R_G = 2.5\Omega$
t _f	Fall Time		35	—		V _{GS} = 10V ⊕
C _{iss}	Input Capacitance		4460	—	рF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		390			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		82			f = 1.0 MHz

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			85 ①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			330	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 50A, V_{GS} = 0V \oplus$
t _{rr}	Reverse Recovery Time		89	130	ns	I _D = 50A
Q_{rr}	Reverse Recovery Charge		300	450	nC	V _R = 128V,
I _{RRM}	Reverse Recovery Current		6.5		Α	di/dt = 100A/μs
t _{on}	Forward Turn-On Time	Intrins	ic turn-	on time	is neg	ligible (turn-on is dominated by LS+LD)

Notes:

- Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A
- ② Repetitive rating; pulse width limited by max. junction temperature.
- $\mbox{\@ifnextcolorer=1.5pt $\Box{\@ifnextcolorer=1.5pt} \end{\@ifnextcolorer=1.5pt} Limited by T_{Jmax}, starting $T_J=25^{\circ}C$, $L=0.096mH$ $R_G=25\Omega$, $I_{AS}=50A$, $V_{GS}=10V$. Part not recommended for use above this value. }$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy Vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \Delta \text{T/ } Z_{thJC} \\ I_{av} &= 2\Delta \text{T/ [} 1.3 \cdot \text{BV} \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage Vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. dif/dt




Fig. 19 - Typical Stored Charge vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit





Fig 24b. Gate Charge Waveform

D²Pak Package Outline (Dimensions are shown in millimeters (inches))



LEAD TIP	
GAUGE_ PLANE \	——————————————————————————————————————
0-8	SEATING PLANE
DETAIL ROTATED SCALE	90° CW : 8:1
	PLATING BASE METAL (c) CT
Ψ Ψ Δ	├

Name	S Y M B O L
A 4.06 4.83 .160 .190 A1 0.00 0.254 .000 .010 b 0.51 0.99 .020 .039 b1 0.51 0.89 .020 .035 b2 1.14 1.78 .045 .070 b3 1.14 1.73 .045 .068 6 c 0.38 0.74 .015 .029 c1 0.38 0.58 .015 .023 6 c2 1.14 1.65 .045 .065	B O L
A 4.06 4.83 .160 .190 A1 0.00 0.254 .000 .010 b 0.51 0.99 .020 .039 b1 0.51 0.89 .020 .035 b2 1.14 1.78 .045 .070 b3 1.14 1.73 .045 .068 6 c 0.38 0.74 .015 .029 c1 0.38 0.58 .015 .023 6 c2 1.14 1.65 .045 .065	L
A1 0.00 0.254 .000 .010 b 0.51 0.99 .020 .039 b1 0.51 0.89 .020 .035 8 b2 1.14 1.78 .045 .070 0 b3 1.14 1.73 .045 .068 6 c 0.38 0.74 .015 .029 0 c1 0.38 0.58 .015 .023 6 c2 1.14 1.65 .045 .065 6	
b 0.51 0.99 .020 .039 b1 0.51 0.89 .020 .035 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Α
b1 0.51 0.89 .020 .035 8 b2 1.14 1.78 .045 .070 b3 1.14 1.73 .045 .068 8 c 0.38 0.74 .015 .029 0.038 .058 .015 .023 8 c2 1.14 1.65 .045 .065 .065 .065	Α1
b2 1.14 1.78 .045 .070 b3 1.14 1.73 .045 .068 c 0.38 0.74 .015 .029 c1 0.38 0.58 .015 .023 c2 1.14 1.65 .045 .065	b
b3 1.14 1.73 .045 .068 6 c 0.38 0.74 .015 .029 c1 0.38 0.58 .015 .023 62 1.14 1.65 .045 .065	ь1
c 0.38 0.74 .015 .029 c1 0.38 0.58 .015 .023 c2 1.14 1.65 .045 .065	b2
c1 0.38 0.58 .015 .023 5 c2 1.14 1.65 .045 .065	b3
c2 1.14 1.65 .045 .065	С
	с1
D 0 70 0 65 770 700 1	c2
, טפנ. טננ. נט.ע פנ.ס ע	D
D1 6.86 - 270	D1
E 9.65 10.67 .380 .420 3	Ε
E1 6.22245	E1
e 2.54 BSC .100 BSC	е
H 14.61 15.88 .575 .625	Н
L 1.78 2.79 .070 .110	L
L1 - 1.65066	L1
L2 1.27 1.78070	L2
L3 0.25 BSC .010 BSC	L3
L4 4.78 5.28 .188 .208	L4

LEAD ASSIGNMENTS

DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2. 4.- CATHODE

2, 4. CATHODE

HEXFET IGBTs, CoPACK

1.- GATE 2, 4.- DRAIN 3.- SOURCE

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

/3\DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

D²Pak Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH


LOT CODE 8024


ASSEMBLED ON WW 02, 2000

IN THE ASSEMBLY LINE "L"


EXAMPLE: THIS IS AN IRF530S WITH FOR GB Production DE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"





TO-262 Package Outline (Dimensions are shown in millimeters (inches))



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- O.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
 - 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(mox.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S	DIMENSIONS						
M B O L	MILLIM	ETERS	INC	HES	O T E S		
L	MIN.	MAX.	MIN.	MAX.	S		
Α	4.06	4.83	.160	.190			
A1	2.03	3.02	.080	.119			
b	0.51	0.99	.020	.039			
ь1	0.51	0.89	.020	.035	5		
b2	1,14	1.78	.045	.070			
ь3	1.14	1.73	.045	.068	5		
С	0.38	0.74	.015	.029			
c1	0.38	0.58	.015	.023	5		
c2	1,14	1.65	.045	.065			
D	8.38	9.65	.330	.380	3		
D1	6.86	-	.270	_	4		
E	9.65	10.67	.380	.420	3,4		
E1	6.22	-	.245		4		
е	2.54	BSC	.100	.100 BSC			
L	13.46	14.10	.530	.555			
L1	-	1.65	-	.065	4		
L2	3.56	3.71	.140	.146			

LEAD ASSIGNMENTS

<u>HEXFET</u>

1.- GATE

2.- DRAIN 3.- SOURCE

4. - DRAIN

IGBTs, CoPACK


1.- GATE

2.- COLLECTOR


3.- EMITTER

4. - COLLECTOR


TO-262 Part Marking Infor




Note: "P" in assembly line position indicates "Lead — Free"





OR



D²Pak Tape & Reel Information







NOTES:

- COMFORMS TO EIA-418.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION MEASURED @ HUB.
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903