



## Detail Block Diagram




## Example Waveform




## Attached Information

1. ROM array (NOR Type ROM):

\*ROM gds is attached in HW3. You should construct the schematic of ROM array by yourself.



2. YMUX\_8\_to\_1: Select one of eight BLs and send it to the sense amplifier.



3. DFF: HW3

4. X\_decoder: HW4

5. Sense amplifier: HW5

6. Timing Control: Use combinational logics to generate timing control signals SAEN, Pre\_b, and WL\_EN.

\*You can redesign any circuit to get a better FOM except ROM array.

**Bonus** ( $access\ time^2 * power * area$ )

1 st (10%)

2 nd ~ 10th (8%)

11th ~ 20th (5%)

21 th ~ 40 th (3%)

Note: The less, the better.

### **Submission**

1. IEEE format report (Final\_TeamXX.pdf)
2. Hspice files (.sp/.spi)
3. Gds file (.gds)