



## **N-Channel Enhancement-Mode MOSFET**

PRODUCT SUMMARY			
V <sub>DS</sub> (V)	$R_{DS(ON)}$ ( $\Omega$ )	I <sub>D</sub> (A)	
30	0.030 @ V <sub>GS</sub> = 10 V	±7.0	
	0.040 @ V <sub>GS</sub> = 5 V	±6.0	
	0.050 @ V <sub>GS</sub> = 4.5 V	±5.4	

Recommended upgrade: Si4410DY or Si4936DY Lower profile/smaller size—see Si6434DQ





N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ( $T_A$ = 25°C UNLESS OTHERWISE NOTED)							
PARAMETER		SYMBOL	LIMIT	UNIT			
Drain-Source Voltage		V <sub>DS</sub>	30	V			
Gate-Source Voltage		$V_{GS}$	±20	7 °			
Continuous Drain Current (T,j = 150°C) <sup>A</sup>	T <sub>A</sub> = 25°C		±7.0				
Communication Current (1) = 130 C)	T <sub>A</sub> = 70°C	<b>1</b> '□	±5.8				
Pulsed Drain Current		I <sub>DM</sub>	±30	7 ^			
Continuous Source Current (Diode Conduction) <sup>A</sup>		I <sub>S</sub>	2.8				
Maximum Power Dissipation <sup>A</sup>	T <sub>A</sub> = 25°C	PD	2.5	w			
Maximum Power Dissipation	T <sub>A</sub> = 70°C	]	1.6	<b>T</b> **			
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C			

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	LIMIT	UNIT		
Maximum Junction-to-Ambient <sup>A</sup>	R <sub>thJA</sub>	50	°C/W		

### Notes

A. Surface Mounted on FR4 Board,  $t \le 10$  sec.

Updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #70122. For SPICE model information via the Worldwide Web: http://www.siliconix.com/www/product/spice.htm

# **Si9410DY**

## Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)							
PARAMETER	SYMBOL	TEST CONDITION	MIN	TYPA	мах	UNIT	
STATIC							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.0			٧	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA	
Zara Cata Valtaga Prain Current	1 .	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V			2	μΑ	
Zero Gate Voltage Drain Current	l <sub>DSS</sub> -	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			25		
On-State Drain Current <sup>B</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
		$V_{GS} = 10 \text{ V}, I_D = 7.0 \text{ A}$		0.024	0.030	Ω	
Drain-Source On-State Resistance <sup>B</sup>	r <sub>DS(on)</sub>	$V_{GS} = 5 \text{ V}, I_D = 4.0 \text{ A}$		0.030	0.040		
		$V_{GS} = 4.5 \text{ V}, I_D = 3.5 \text{ A}$		0.032	0.050		
Forward Transconductance <sup>B</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_D = 7.0 \text{ A}$		15		S	
Diode Forward Voltage <sup>B</sup>	$V_{SD}$	$I_S = 2 A$ , $V_{GS} = 0 V$		0.72	1.1	V	
DYNAMICA							
Total Gate Charge	$Q_g$			24	50	nC	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ = 15 V, $V_{GS}$ = 10 V, $I_D$ = 2 A		2.8			
Gate-Drain Charge	Q <sub>gd</sub>			4.6			
Turn-On Delay Time	t <sub>d(on)</sub>			14	30	ns	
Rise Time	t <sub>r</sub>	$V_{DD} = 25 \text{ V, R}_{1} = 25 \Omega$		10	60		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 1$ Å, $V_{GEN} = 10$ V, $R_G = 6$ $\Omega$		46	150		
Fall Time	t <sub>f</sub>			17	140		
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 2 A, di/dt = 100 A/μs		60		1	


Notes
A. Guaranteed by design, not subject to production testing.


B. Pulse test; pulse width  $\leq 300 \, \mu s$ , duty cycle  $\leq 2\%$ .








## TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)
















## **Siliconix**



## TYPICAL CHARACTERISTICS (25°C UNLESS OTHERWISE NOTED)





V<sub>GS</sub> - Gate-to-Source Voltage (V)

