

Name: Abdul Qadeer Roll No: EL-02/2025

Advanced Digital System Design Mid 1 Paper





(8) Write output and next-state tobles

			Next State	Output
Present State	InputA	Input 13	So	0
Present Store	0	0		1
So	0	1	So	1
So	1	0	So	1
So	1	1	S1	0
So	0	0	So	1
S1	0	1	\$1	0
S1	1	0	51	. 0
51	1	1	51	1
51	1	1 1	1 31	State of the

(4) Encode States, Input, and outputs as bits

$$\Rightarrow \frac{\text{States}}{\text{So}} \Rightarrow \frac{\text{Output}}{\text{O}}$$

$$\frac{\text{So}}{\text{S1}} \Rightarrow 1$$

$$\frac{1}{1}$$

$$\frac{1}{1}$$

$$\frac{1}{1}$$

$$\frac{1}{1}$$

(5) Determine logic equations for next state and outputs

logic Equations						
Cs	A 1	13	Ns	S		
0	0	0	0	0		
0	0	1	0	1		
0	1	0	0	1		
0	1-	1	1	0		
1	0	0	O	1		
1	0	1	1	0		
1	1	0	1	0		
1	1	1	1	1		


Cs -> Current State


A, B -> Inputs

Ns -> Mext State

S -> Output

Mext State logic Equation Som of product (Sop) equation will be Ms = (B.Cs) + AB + Cs.A 1 Ns = (A+B)Cs + AB logic Equation for output Sum of product (sop) equation for output is: SpracorAB+ . .. S = Cs AB + Cs AB + Cs AB + Cs AB S = Cs (AB+ AB) + Cs (AB+AB) · · AB+ AR = ABB : AB + AB = ABB S = Cs AOB + Cs AOB S = Cs + A +B





```
(7) Write RTL Code in verilog or System_verilog
   module AQ-addes (
        CIK, YSt, A,B; 11 declere inputs
        Output reg sum; 11 decleate output
        reg carry; " Il decleate carry
 11 De fine State Encoding 2 so, s13 state t;
    State t current - state, next - state;
 Mext State and output logic
  alway & ( posedge clk or posedge xs4) begin
        if (15+) begin
           Current - State <= So;
              cary <=0;
        emad else begin
        Cuttent_state < = next_state
      end
    end
  11 State transition logic
    alway @ (*) begin
        Case ( current - State)
         So: begin
         Sum = AAB;
          Catin = ASB:
          next _ state = (A8B) ? S1:So;
    end s1: begin
         Sum = A^B^ Carry;
         comy = (ASB) 1 (AS cony) 1 (BS cony);
         next_State = (coty) ? S1: So;
     end end end endmodule
```

EDA Playground Ground Simulation

Design Code

```
timescale Ins / Ips
module binary_stream_adder (
  input clk, rst, A, B, // Declare inputs
  output reg Sum
                      // Declare output as reg
);
  reg carry;
                  // Declare carry as reg
  // State Encoding using parameters
  parameter S0 = 1'b0, S1 = 1'b1;
  reg current_state, next_state;
  // Sequential logic: state transitions
  always @(posedge clk or posedge rst) begin
    if (rst) begin
      current_state <= S0;
      carry <= 0;
    end else begin
      current_state <= next_state;
    end
  end
  // Combinational logic: next state and output logic
  always @(*) begin
    case (current_state)
      S0: begin
        Sum = A \land B; // Sum output = A \times B
        carry = A & B; // Carry = A AND B
        next_state = (A & B) ? S1 : S0;
      end
      S1: begin
        Sum = A ^ B ^ carry; // Sum with carry
        carry = (A & B) | (A & carry) | (B & carry); // Updated Carry
        next_state = (carry) ? S1 : S0;
      end
    endcase
  end
endmodule
```

Test Bench Code


```
timescale Ins/Ips
module binary_stream_adder_tb;
  reg clk, rst, A, B;
  wire Sum;
  // Instantiate the binary_stream_adder module
  binary_stream_adder uut (
    .clk(clk),
    .rst(rst),
    .A(A),
    .B(B),
    .Sum(Sum)
  );
  // Clock generation
  always #5 clk = ~clk;
  // Test sequence
  initial begin
    $dumpfile("binary_stream_adder_tb.vcd"); // <a> Generates waveform for</a>
GTKWave
    $dumpvars(0, binary_stream_adder_tb);
    clk = 0; rst = 1; A = 0; B = 0; #10; // Reset
    rst = 0;
    A = 0; B = 0; #10;
    A = 0; B = 1; #10;
    A = 1; B = 0; #10;
    A = 1; B = 1; #10;
    A = 0; B = 1; #10;
    A = 1; B = 1; #10;
    $display("Simulation Complete"); // 🗸 Optional confirmation message
    $finish;
  end
endmodule
```

Output Wave



Yosys Synthesis Output

Before Optimization



After Optimization

