

Name: Abdul Qadeer

Roll No: EL-02/2025

Advanced Digital System Design Mid 1 Paper

Q1


(1) How many states are required?

⇒ we require two states

State 0 (S_0) → No carry

State 1 (S_1) → Carry exists.

(2) State Diagram



(6) 1. -
 (3) Write output and next-state tables

Present state	Input A	Input B	Next state	Output
S ₀	0	0	S ₀	0
S ₀	0	1	S ₀	1
S ₀	1	0	S ₀	1
S ₀	1	1	S ₁	0
S ₁	0	0	S ₀	1
S ₁	0	1	S ₁	0
S ₁	1	0	S ₁	0
S ₁	1	1	S ₁	1

(4) Encode States, Input, and outputs as bits

⇒ States

S₀ → 0
 S₁ → 1

⇒ Output

0
 1

⇒ Inputs

A	B
0	0
0	1
1	0
1	1

~~Inputs~~
~~A B~~
~~0 0~~
~~0 1~~
~~1 0~~
~~1 1~~

(5) Determine logic equations for next state and outputs

Logic Equations

C_s	A	B	N_s	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$C_s \rightarrow$ Current State

A, B \rightarrow Inputs

$N_s \rightarrow$ Next State

S \rightarrow Output

Next State logic Equation

Sum of product (Sop) equation will be

$$N_s = (B \cdot C_s) + AB + C_s \cdot A$$

$$\boxed{N_s = (A+B)C_s + AB}$$

Logic Equation for output

Sum of product (Sop) equation for output is :

~~$$S = \bar{C}_s \bar{A} B +$$~~

$$S = \bar{C}_s \bar{A} B + \bar{C}_s A \bar{B} + C_s \bar{A} \bar{B} + C_s A B$$

$$S = \bar{C}_s (\bar{A} B + A \bar{B}) + C_s (\bar{A} \bar{B} + A B)$$

$$\therefore \bar{A} B + A \bar{B} = A \oplus B$$


$$\therefore \bar{A} \bar{B} + A B = \overline{A \oplus B}$$

$$S = \bar{C}_s A \oplus B + C_s \overline{A \oplus B}$$

$$\boxed{S = C_s \oplus A \oplus B}$$

(6) Draw the Circuit

$C_s = \text{current state, } N_s = (A+B)C_s + AB$
 $S = C_s \oplus A \oplus B$



$N_s = \text{Next State.}$

(7) Write RTL Code in Verilog or System-Verilog

```
module AQ_adder (
```

```
    CLK, rst, A, B; // declare inputs
```

```
    output reg sum; // declare output
```

```
    reg carry; // declare carry
```

```
// Define State Encoding
```

```
typedef enum reg { S0, S1 } state_t;
```

```
state_t current_state, next_state;
```

```
// Next state and output logic
```

```
always @ (posedge CLK or posedge rst) begin
```

```
    if (rst) begin
```

```
        current_state <= S0;
```

```
        carry <= 0;
```

```
    end else begin
```

```
        current_state <= next_state
```

```
    end
```

```
end
```

```
// State transition logic
```

```
always @ (*) begin
```

```
    case (current_state)
```

```
        S0: begin
```

```
            sum = A ^ B;
```

```
            carry = A & B;
```

```
            next_state = (A & B) ? S1 : S0;
```

```
        end
```

```
        S1: begin
```

```
            sum = A ^ B ^ carry;
```

```
            carry = (A & B) | (A & carry) | (B & carry);
```

```
            next_state = (carry) ? S1 : S0;
```

```
        end
```

```
    endcase
```

```
end
```

```
endmodule
```

EDA Playground Ground Simulation

Design Code

```
timescale 1ns / 1ps
module binary_stream_adder (
    input clk, rst, A, B, // Declare inputs
    output reg Sum        // Declare output as reg
);
    reg carry;           // Declare carry as reg

    // State Encoding using parameters
    parameter S0 = 1'b0, S1 = 1'b1;
    reg current_state, next_state;

    // Sequential logic: state transitions
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            current_state <= S0;
            carry <= 0;
        end else begin
            current_state <= next_state;
        end
    end


    // Combinational logic: next state and output logic
    always @(*) begin
        case (current_state)
            S0: begin
                Sum = A ^ B; // Sum output = A XOR B
                carry = A & B; // Carry = A AND B
                next_state = (A & B) ? S1 : S0;
            end
            S1: begin
                Sum = A ^ B ^ carry; // Sum with carry
                carry = (A & B) | (A & carry) | (B & carry); // Updated Carry
                next_state = (carry) ? S1 : S0;
            end
        endcase
    end
endmodule
```


Test Bench Code

```
timescale 1ns / 1ps
module binary_stream_adder_tb;
    reg clk, rst, A, B;
    wire Sum;

    // Instantiate the binary_stream_adder module
    binary_stream_adder uut (
        .clk(clk),
        .rst(rst),
        .A(A),
        .B(B),
        .Sum(Sum)
    );


    // Clock generation
    always #5 clk = ~clk;

    // Test sequence
    initial begin
        $dumpfile("binary_stream_adder_tb.vcd"); //  Generates waveform for
        GTKWave
        $dumpvars(0, binary_stream_adder_tb);


        clk = 0; rst = 1; A = 0; B = 0; #10; // Reset
        rst = 0;

        A = 0; B = 0; #10;
        A = 0; B = 1; #10;
        A = 1; B = 0; #10;
        A = 1; B = 1; #10;

        A = 0; B = 1; #10;
        A = 1; B = 1; #10;


        $display("Simulation Complete"); //  Optional confirmation message
        $finish;
    end
endmodule
```

Output Wave



Yosys Synthesis Output

Before Optimization



After Optimization

