IHP SG13G2 · OPEN SOURCE RFIC EM WORKFLOW

EM Simulation from KLayout: User's Guide for the klayout_em_export Plug-in

Volker Mühlhaus
volker@muehlhaus.com

Document version 2026-11-13, plug-in version 0.3.2

Contents

1 What the plug-in does 4
1.1 What the plug-in does for you 4

2 Installation 6

3 A first run in 15 minutes 7

4 The EM menu, the EM panel and the EM Port tool 8

5 The stackup 8
5.1 Dummy metal fill 10
5.2 Cheesed metal and many small shapes 11

6 Ports 11
6.1 What is a port? 11
6.2 Placing a port with the EM Port tool 11
6.3 The port dialog 12
6.4 Checking your ports 13

7 Checks: ground and short circuits 14

8 Choosing the region to simulate 15
8.1 Port walls: calibrated ports at the cut 18
8.2 Splitting the region into pieces 18

9 Transistors and resistors 19
9.1 What happens 20
9.2 Why resistors should be replaced too 20
9.3 Step by step 21

10 Export 24

11 setupEM and the Palace run 25
11.1 Frequencies: start at 0 28
11.2 Mesh and model 28
11.3 openEMS 30

12 Back to the circuit: Create Circuit 31
12.1 Creating the circuit 31
12.2 What is in the circuit 32
12.3 Using it in your testbench 34

13 The cascode example: results 35

14 Thermal simulation 36
14.1 The Thermal tab 37
14.2 Heat sources 37
14.3 Instance names from LVS 38
14.4 Export for Thermal 38
14.5 Boundaries 39
14.6 Your own heat sources and boundaries 39
14.7 In setupThermal 40
14.8 Temperatures back to the circuit 40

15 Troubleshooting 41

16 Reference 43

16.1 Layers used by the plug-in 43
16.2 Stored in the layout 43
16.3 Files 44
16.4 Limits 44

1 What the plug-in does

In this chapter: what the plug-in is for, and how it fits between your layout and your circuit simulator.

Why it matters: at mm-wave frequencies the wiring around a transistor is part of the circuit. Its inductance, capacitance and coupling change gain, matching and stability. The plug-in lets you put exactly that wiring into an EM simulation, and then put the transistors back in a circuit simulator.

An EM simulator such as Palace computes the electromagnetic behaviour of metal and dielectric. It cannot simulate a transistor. A circuit simulator such as ngspice simulates the transistor with its PDK model, but knows nothing about the wiring you drew. For a mm-wave amplifier you need both.

The plug-in connects the two worlds:




Figure 1: The workflow

1. **In KLayout** you open your layout and mark what to simulate. The plug-in replaces each transistor by ports at its pins, places ports at the pads, and exports a clean layout for the EM simulation.
2. **Palace** (set up in setupEM) or **openEMS** (with a gds2openEMS model script) simulates that layout. The result is an S-parameter file: the interconnect, seen from all ports.
3. **Create Circuit** builds a circuit from it: the EM result, with the PDK transistor models connected again at their ports.
4. **Your circuit simulator** (ngspice, VACASK, Xyce or Spectre) then simulates bias, gain and everything else, with the real wiring included.

This guide follows the Palace flow with setupEM, the one that puts the transistors back. For openEMS, see openEMS in chapter 11. The same layout can also go to a thermal simulation with setupThermal, for the temperature of each device: chapter 14.

1.1 What the plug-in does for you

Much of the work that makes an EM model tedious, and easy to get wrong, is done for you:

- **A via port in one click.** Click a metal edge: the port is placed exactly along that edge, and the port dialog offers only the metals that are really drawn there (chapter 6).
- **An in-plane port in one click.** Shift+click into a gap: the plug-in finds the gap between two shapes of one metal, draws the port across it and sets its direction and metal (chapter 6).
- **Ground found and checked.** The plug-in traces your metal through the vias, finds the ground net by itself and shows it in the layout. It warns you before the simulation if a port is shorted, does not reach ground, or if your layout has no ground at all (chapter 7).
- **Ports where the region cuts your wiring.** Simulate only part of the layout, and the plug-in proposes a port on every signal wire that leaves the region, from the wire to the ground metal there. Ground wires get no port (chapter 8).
- **Transistors replaced by ports.** The plug-in recognises the SG13G2 transistors and resistors, finds their terminals from the PDK cell (for a MOSFET it follows the gate to your contacts) and places one port per terminal, over all fingers. The reference patch covers only the device's pins, so two devices side by side keep

separate references. The export removes the device's own metal below the pins, so nothing is counted twice: once in the EM model and once in the PDK model (chapter 9).

- **Connection checks for devices.** You are warned if a device terminal is not wired to anything in the region, or if the reference patches of two devices touch (chapter 9).
- **A clean export.** One flat cell, cut at the region, with only the layers the stackup needs, and a report of everything left out. Ports are numbered 1, 2, 3, … without gaps, and all via ports point the same way, with the signal metal at the same end (chapter 10).
- **Back to the circuit in one step.** The export records which port belongs to which pin of which device. Create Circuit uses it to connect the PDK models again and writes the circuit for your simulator (chapter 12).
- **Settings kept with the layout.** The stackup, the port settings and your ground marks are saved in the GDS file. The EM panel shows with green, orange and red marks what is done and what is still missing (chapter 4).

This guide follows one example from start to end: a cascode core with two npn13G2 transistors, a bias divider of three resistors, and two RF pads. The layout is `examples/cascode/cascode.gds` in the plug-in's folder; the examples also have its EM result, and a split region with port walls.




Figure 2: The example: a cascode core

In the layout, the two transistors sit stacked in the middle, Q2 above Q1. The RF lines Cas_in and Cas_out leave at the bottom and top, the bias resistors are at the left edge, and a large ground plane surrounds everything. This is the layout you will prepare for the EM simulation in the following chapters.




Figure 3: The cascode layout (SG13G2), about 51 µm × 32 µm

2 Installation

In this chapter: the software you need, and how to check that everything is in place.

Why it matters: the plug-in works together with other tools: the IHP PDK in KLayout recognizes your transistors, gds2palace and setupEM build the EM model, and snp2le turns the result into a circuit.

You need:

What	What for	How to get it
KLayout 0.29 or newer	the layout editor the plug-in runs in	klayout.de
IHP SG13G2 PDK for KLayout	recognizes your transistors and resistors (PDK cells)	IHP-Open-PDK, KLayout setup as described there
the plug-in	this guide	KLayout's package manager (below)
a Python environment with setupEM	setupEM, gds2palace, snp2le	`pip install setupEM snp2le` (setupEM installs gds2palace)
Palace	the EM simulator, on Linux	see the gds2palace documentation
a circuit simulator	ngspice, VACASK, Xyce or Spectre	ngspice, VACASK and Xyce come with the IHP PDK models, e.g. in the IIC-OSIC-TOOLS image

Installing the plug-in: the plug-in is a KLayout package, installed with KLayout's package manager:

1. **Tools > Manage Packages**, tab **Install New Packages**.
2. Select **klayout_em_export** (the search field above the list helps), mark it for installation and press **Apply**.
3. Restart KLayout.

Updates come the same way, in the tab **Update Packages**. The package also brings the examples of this guide: the `examples` folder in the package folder, `%USERPROFILE%\KLayout\salt\klayout_em_export` on Windows, `~/.klayout/salt/klayout_em_export` on Linux.

Without internet access, copy the `klayout_em_export` folder into the `salt` folder yourself (create it if it is not there) and restart KLayout. For development, link a git clone there instead (see the README); then don't install or update the plug-in from the package manager on that machine, as it replaces the folder and can delete the clone through the link.

Check: the menu bar now has an **EM** menu, the toolbar an **EM Port** button, and the **EM Export** panel opens on the right.




Figure 4: KLayout with the plug-in: EM menu, EM Port button and the EM panel

What can go wrong: no EM menu means KLayout did not find the plug-in: in Tools > Manage Packages, tab **Current Packages**, klayout_em_export must be listed; a folder copied by hand must be directly in `salt` and contain `grain.xml`. If transistors are not recognized later (chapter 9), the IHP PDK is not loaded in KLayout.

3 A first run in 15 minutes

In this chapter: the whole flow in short, without explanations, so you see it work once.

Why it matters: with the big picture in mind, the following chapters are easier to place. Each step here points to the chapter that explains it.

1. Open your layout in KLayout. Choose the stackup: **EM > Stackup...**, e.g. `SG13G2_FEM_200um.xml` from gds2palace (chapter 5).
2. Place a port at each pad with the **EM Port** tool: click the edge of the pad metal (chapter 6).
3. Check the **Ground** line in the EM panel: it should show the ground metals with a green check (chapter 7).
4. In the panel's **Devices** line, open the details and press **Replace All** (chapter 9).
5. Press **Export for EM...** and **Export** (chapter 10). setupEM opens with your model.
6. In setupEM, set the frequencies, starting at **0 GHz**, create the model and run Palace (chapter 11).
7. Back in KLayout: **EM > Create Circuit from EM Result...**, choose the result `_dc.sNp` and your simulator (chapter 12).
8. Include the circuit file in your testbench and simulate (chapter 12).

4 The EM menu, the EM panel and the EM Port tool

In this chapter: where to find the plug-in's functions.

Why it matters: most of the work happens in the EM panel. It works like a checklist: a green check on each line means that step is ready.

The EM menu has all functions, top to bottom in the order you use them. The EM tools (EM Port, EM Ground, Split Region, EM Region) are in the toolbar too, while the EM panel is open: close the panel when you work on other things, and the toolbar is yours again; **EM > EM Panel** brings both back.




Figure 5: The EM menu

The EM panel (EM > EM Panel, if you closed it) shows the state of your layout:

- **Stackup**: the stackup file in use.
- **Region**: what will be exported: the whole cell, your selection, or the EM region box.
- **Ground**: the ground net and the checks on it.
- **Devices**: the transistors and resistors found, and how many are replaced by ports.
- **Ports**: all ports, as a table.

Each line has an arrow on the right. It opens the details, with the buttons for that step. Below the table are the **EM Port tool**, **Create Proposed Ports** (chapter 8) and **Refresh**, and at the bottom **Export for EM…** and **Open in setupEM**. The switch at the top, **EM | Thermal**, changes the panel to the thermal export (chapter 14).

The marks mean:

Mark	Meaning
✓ (green)	ready
⚠ (orange)	works, but check the details
✗ (red)	missing: the export will not work, or not as intended

The EM Port tool is the **EM Port** button in the toolbar. With it, a click on a metal edge creates a port (chapter 6).

5 The stackup

In this chapter: choosing the stackup file.

Why it matters: the stackup tells the EM simulator the height, thickness and material of every metal and dielectric layer. Every later step uses it: which metals can carry a port, how vias connect metals, which layers are exported.

At the start, the panel shows a red mark at **Stackup**:




Figure 6: No stackup chosen yet

1. Open the details of the **Stackup** line (arrow on the right), or use **EM > Stackup...**.
2. Press **Change...** and choose the stackup XML, e.g. `SG13G2_FEM_200um.xml` from gds2palace (`XML_stackup/latest/IHP/`).




Figure 7: Stackup chosen

The stackup is stored with your layout, and used as the default for the next layout you open.

What can go wrong: use a stackup made for your simulator: from gds2palace for Palace, from gds2openEMS for openEMS. They look similar but contain different modelling assumptions.

5.1 Dummy metal fill

A layout ready for tape-out is full of dummy metal fill: tens of thousands of small tiles that clutter the view and are hard to hide. **EM > Clean Up Layout > Remove Dummy Fill** removes them from the current cell, in one undo step (**Edit > Undo**).

- **What counts as fill:** a shape on a metal of the stackup, on any datatype, that floats and repeats. It floats when nothing connects to it: no via of the stackup, no label, no port, and it is not part of a device. Markers on other datatypes, such as a no-fill area, do not count: they are no metal. It repeats when its size is found at least 20 times among the floating shapes. This works for any fill tool, whether the fill is drawn on its own datatype or on the drawing datatype, flat or as a cell placed many times.
- **Drawn metal** (datatype 0) is part of your EM model, so it is treated more carefully: a drawn shape that touches a shape of any other datatype, a marker for example, stays.
- **What stays:** all vias and via arrays (via layers are not searched at all), every shape that a via, a label or a port touches, a single floating shape (a shield, a test structure), devices, and the layers that are not metals of the stackup (e.g. GatPoly fill stays).
- A fill tile cell loses the placements that are fill. If none is left, the cell is deleted.
- Fill on the drawing datatype is floating metal in the EM model: removing it removes its coupling capacitance. Fill on its own datatype is not exported anyway; removing it only cleans up the view.
- Large layouts take a while: about 60 s for 600,000 fill shapes.

5.2 Cheesed metal and many small shapes

Density rules put many small openings into wide metal ("cheesing"), and a layout is often drawn from many overlapping pieces: via stacks with their own metal pads, tiles, lines. To the EM fields this is solid metal, but every opening and every piece adds edges that the mesh must follow, and the plug-in's checks get slower. Convert the layout once, before you place ports: **EM > Clean Up Layout > Fill Density Holes and Merge Metal**.

- **Holes:** on every metal of the stackup (not the vias), an opening size found at least 20 times is cheesing and is filled, in any shape. Openings of other sizes belong to your circuit and stay.
- **Merge:** then the metal of the current cell is merged into as few polygons as possible. The metal of subcells placed at least twice (via stacks, MIM capacitors) is merged in too, and so is the metal of a subcell that holds filled holes (a cheesed plane in a cell of its own).
- **What stays:** devices, PDK cells, other subcells, cells that are also placed somewhere else, all vias (the export writes every via, and gds2palace corrects the via arrays itself), texts and the plug-in's own marked shapes.
- A message lists per metal the holes filled and the polygons before and after. On the 60 GHz PA of the examples: 2899 metal polygons before, 387 after.
- **Edit > Undo** takes it back. Once you save and close the layout, the change stays: **never tape out a converted layout**, the fill breaks the density rules. Convert a copy (File > Save As first) if you are unsure.

6 Ports

In this chapter: what an EM port is, and how to place one.

Why it matters: the S-parameters are only as good as the ports. A port defines where the EM simulation feeds signal into the layout and measures it, and between which two conductors. A port in the wrong place or with the wrong reference gives you a wrong reference plane, or a short circuit.

6.1 What is a port?

A port is a small source between two conductors: the signal conductor and its reference (ground). The plug-in uses two kinds:

- **Via port:** a vertical port between two metal layers, e.g. from the pad on TopMetal2 down to the ground plane on Metal5. You draw it as a line (zero width) along a metal edge. This is the usual port at a pad.
- **In-plane port:** a horizontal port across a gap between two shapes of the same metal, e.g. in a coplanar line. You draw it as a box that bridges the gap.

Each port is a shape on its own layer: port 1 on layer 201, port 2 on layer 202, and so on. Its settings (direction, layers, impedance) are stored on the shape, so they are saved with your layout.

6.2 Placing a port with the EM Port tool

1. Press **EM Port** in the toolbar.
2. Move the mouse over the edge of the metal where the port should be. The edge under the cursor is highlighted.
3. Click. The port shape is placed, and the port dialog opens.
4. Check the settings and press **OK** (**Cancel** removes the port again).

For an in-plane port, hold **Shift** and click into the gap between two shapes of one metal.

The tool picks only metals you can see. Hide a layer in the layer panel, and its edges are ignored, so you can reach a metal edge below a larger shape. If the only edge under the cursor is on a hidden layer, the status bar tells you. Hiding a layer does not limit the port itself: the port dialog still offers every metal drawn there, e.g. the ground plane you hid to see the pad.

In the cascode, the two RF pads get a via port each, at the outer edge of the pad (port 1 at the Cas_out pad):




Figure 8: Port 1 at the edge of the Cas_out pad (cyan line)

6.3 The port dialog




Figure 9: The port dialog

- **Drawn at the port**: the metals found at the port's location. Only these are offered, unless you tick **offer all stackup metals**.
- **Direction**: `Z` for a via port, `X` or `Y` for an in-plane port. You do not need `-Z`: the export chooses the sign of each via port itself (chapter 10).
- **From layer / To layer** (via port): the signal metal and the reference metal. For the pad: from TopMetal2 (pad) to Metal5 (ground plane). A new via port starts from the metal you clicked, down to the next metal below it at the port: a via port stops at the first metal it touches. If nothing is below, it goes to the next metal above.
- **Target layer** (in-plane port): the metal with the gap.
- **Z0**: the port impedance, usually 50 Ohm.

- **excited**: whether the simulation feeds signal into this port. Leave it ticked.

To change a port later: select its shape and use **EM > Ports > Port Settings…**, or double-click its line in the panel's port table. A port shape you drew yourself, without settings yet, starts like a new port: from the top metal at the port down to the next metal below. If only one metal is at the port, the dialog offers all stackup metals.

The port numbers are the order of the ports in the result. A port is the shapes on layer 200 + its number, so a port you added later gets the next free number. To put it in its place, right-click its line in the port table: **Move Up** / **Move Down** swaps it with its neighbour, **Set Number…** moves it to a number and shifts the ports in between by one place (a port added last as 7 that should be 3: Set Number 3, the old 3..6 become 4..7). Device ports and the ports at a split region's cut move along with their tags. A model script made in setupEM before keeps the old order: export again, and setupEM's model check says what changed.

6.4 Checking your ports

The panel's table lists all ports with their status:




Figure 10: Two ports placed

EM > Ports > Port Overview shows the same as text, checked against the stackup:




Figure 11: Port overview

What can go wrong:

- A port whose settings are incomplete is exported as a shape, but left out of the simulation. The panel marks it.
- A port that bridges the wrong two conductors measures something else than you intended. Chapter 7 checks the most common mistake, a port shorted by the layout.

7 Checks: ground and short circuits

In this chapter: the ground net the plug-in finds, and what its checks tell you.

Why it matters: a via port measures between a signal metal and ground. If the “ground” end is not connected to your ground, or both ends sit on the same net, the port measures a short circuit and the S-parameters are worthless. The plug-in traces the metal connections through the vias, so you see this before you simulate.

The plug-in finds the ground net by itself: of the nets your via ports reach, the one most ports reach is ground. You can also mark ground yourself.

1. Open the details of the **Ground** line.
2. Read the result: the ground metals, how many via ports reach ground, and how many other nets there are.
3. Press **Show in Layout** to see the ground net outlined in green.




Figure 12: The ground check




Figure 13: The ground net, outlined in green

The buttons:

- **Mark Selected**: select one or more metal shapes of your ground first, then press it. Use this if the automatic choice is wrong.
- **Mark at Click** (the **EM Ground** tool, also in the toolbar and the EM menu): click a metal in the layout to mark it as ground. Every metal drawn under the click is marked, through the hierarchy, so a pad frame stacked on several metals in a subcell takes one click, with nothing to select. You can click outside the EM region box: the chip's ground plane counts in every part where it enters the box, also where these parts connect only outside it. Shift+click removes the marks of the shapes under the click. The status bar names the metals under the pointer.
- **Use Ports**: forget the marks and use the automatic choice again.
- **Run Checks**: for large regions the checks do not run on every change; press it to run them.

What can go wrong:

- "short circuit: both ends of via port(s) … are on the same net": that port connects two ends that are already connected by the layout, close to the port (within 10 µm, or the port's length if that is longer). Check its from/to layers. A connection only further away is not a short: a winding grounded at its other end is an inductance at RF, and a port across it is fine.
- "no ground: mark a ground shape or add via ports": place the pad ports first, or mark ground.

8 Choosing the region to simulate

In this chapter: limiting the EM simulation to the part of the layout you need, and ports at wires you cut.

Why it matters: the EM simulation time grows quickly with the size of the region. Simulate the core with its wiring, not the whole chip. Where the region cuts through a wire, that wire needs a port, or its end simply floats in the simulation.

There are three ways to set the region:

- **Nothing selected, no box:** the whole cell.
- **A selection:** the export offers the selected shapes only, or everything inside their bounding box (chapter 10).
- **The EM region box:** a box on layer 800/0, saved with your layout. Select the shapes that define the region and press **EM > Region > Region from Selection** (or the button in the Region details). Or draw it: pick the **EM Region** tool in the toolbar (or **Draw Region** in the Region details) and drag a rectangle in the layout. Drawing is the easy way when a click only selects a whole instance, e.g. an inductor from the PDK.

In the cascode, the region box is slightly smaller than the cell on the left. It cuts the Cas_Bias wire, the input of the bias divider. The plug-in sees the cut and proposes a port there:




Figure 14: The region cuts the Cas_Bias wire: 1 port proposed

1. Look at the **Ports** line: “1 proposed at the cut”.
2. Press **Create Proposed Ports** (below the table). The plug-in places a via port at the cut, from the cut metal to the nearest ground metal.




Figure 15: The new port 15 at the cut

The new port (P15 in the picture) lies on the region's edge, from the Cas_Bias wire on Metal2 to the ground plane on Metal5. The orange boxes are the transistors' and resistors' REF patches (chapter 9).




Figure 16: The whole region with all 15 ports

What can go wrong: “signal cut, but no ground metal at the cut: add a port by hand”: there is no ground metal near the cut to use as reference. Place that port yourself with the EM Port tool, or choose a region box that does not cut there.

A metal that covers a whole side of the box, the cut being as long as the side, is a plane, not a line: it is never proposed as a port, whether or not it is marked as ground.

A wire on the ground net is still a signal at the cut if it reaches the ground metal there only far from the cut, e.g. a balun winding grounded at its other end: it gets a proposed port (“signal (grounded only away from the cut)”). Ground metal joined to the ground at the cut through vias close to the cut is ground and gets none. If the Ground line says “not found”, mark your ground first (chapter 7); otherwise every cut metal counts as signal and the list is long.

8.1 Port walls: calibrated ports at the cut

A via port at the cut includes the port’s own inductance, which setupEM can only estimate. gds2palace can instead calibrate the ports at the cut: the side of the region becomes a *port wall*, a metal wall right at the layout edge, and the port is removed from the result by two short line standards with the same cross-section (see “Calibrated de-embedding at port walls” in the gds2palace user guide).

1. Tick **as port walls** next to **Create Proposed Ports**. The proposed rows now say “in-plane, port wall ymin” (or xmin, xmax, ymax).
2. Press **Create Proposed Ports**. Each new port is an in-plane port on the cut metal, pointing into the region.
3. Export. The export makes every side of the region with an in-plane port on it a port wall in the .simcfg; the other sides keep their boundary. A side that was a port wall but has no in-plane port any more (you changed the ports to via ports) is no port wall after the export: it gets the boundary, margin and air of the other sides. The status line names the port walls.

An in-plane port that you draw yourself on the region’s edge also makes that side a port wall. Unticked, the plug-in makes via ports as before: they work with any boundary, so they stay the default.

Port walls need a region box that cuts the layout where the lines are simple:

- **Straight lines, cut at a right angle.** The cross-section at the cut must stay the same for some length into the region: at least D, the span of the lines plus twice their distance to ground, and better also half the device’s size. setupEM shows both numbers and warns when the device is closer; a port wall can also be moved outward (Extension in setupEM). Only the metal within D of the lines counts: a pad frame or a slot in a plane farther away may end or change near the cut, which setupEM reports but accepts.
- **Ground metal that reaches the cut** next to or under the lines. Ground on the same metal is enough here, e.g. the ground strips of a coplanar line (a via port would need another metal). If the Ground line says “not found”, mark the ground strips first (the EM Ground tool, or Mark Selected in the Ground details).
- **No cheesing holes at the cut.** The standards copy the cross-section at the wall along their whole length, so a hole that the cut goes through would become a slot in them. Run **Fill Density Holes and Merge Metal** first; setupEM’s check reports a cross-section that changes right at the wall.

8.2 Splitting the region into pieces

A large region takes long to simulate, and each change to one part means simulating all of it again. You can split the region into pieces instead. Each piece is simulated as its own model, and setupEM joins the results into one result of the whole region.

This works because of the port walls. Where two pieces meet, a line crossing the cut gets one port wall port in each piece. Both ports are calibrated with their reference plane exactly on the cut, so the two results connect there without an overlap or a guess. One more benefit: when you change one piece, only that piece is simulated again.

1. **Mark the region** as usual (one box on 800/0).
2. **Split it.** Press **Split Region** (Region details, or EM > Region > Split Region Tool) and click in the box where you want the cut: a click cuts vertically, Shift+click horizontally. The pieces are named p1, p2, … and keep

their names when you move or resize them. You can also draw more boxes yourself; boxes that share an edge meet at a cut.

3. **Mark the ground**, if not done yet. The ground must reach every cut.
4. **Create Proposed Ports.** The table lists the cut ports per piece ("p1: … port wall at the cut to p2 (joined)"). Ports at a cut are always port wall ports, whatever the **as port walls** box says, because only those can be joined.
5. **Export for EM.** The export writes the whole region as usual and every piece into a folder next to it (`<name>_pieces`). Open `<name>.simcfg` in setupEM: the Models list shows the pieces; Start Simulation runs them and writes the joined result where a single model would have it.

The **Export #** column shows each port's number in its piece and in the joined result. The **Ground of** choice in the Region details picks the piece whose ground the Ground line shows.

Where to cut:

- **Across simple feed lines**, as for any port wall: straight lines, the same cross-section for at least D on both sides of the cut, no device closer than D. setupEM checks every piece's port walls as usual.
- **Ground metal at the cut.** The cut is a metal wall through the whole stack, the substrate included. The join was checked with ground metal along the cut lines (coplanar grounds, a Metal1 plate under a microstrip). Where the return current of a line flows in the substrate instead (no ground metal near it, e.g. a coil over bare substrate), the wall changes that current. Cut there only after a check against the full model.
- **Not through coupled parts.** The cut is a metal wall in both pieces, so nothing couples across it except through the lines that cross it. Two inductors side by side in different pieces do not see each other in the joined result. The export warns when metal lies close to both sides of a cut without crossing it.
- **One set of settings.** In setupEM the frequencies, mesh, solver and boundaries are those of the whole region, the same for all pieces; a cut is a port wall in both pieces. One piece can have its own mesh, e.g. a finer one.

Reopened later, or a new revision: the boxes are part of your layout, so they are lost when you don't save it (a read-only layout, for example). **Import Pieces…** in the Region details takes the boxes, their names and the ground marks from an earlier export's .simcfg. Then Create Proposed Ports puts the cut ports back. The import also works for a new revision of the design in another file, or another design on the same frame; it warns when a cut no longer crosses the lines it crossed, runs through a device, or a ground mark hits no metal. Because the names stay the same, setupEM reuses the results of the pieces that did not change.

9 Transistors and resistors

In this chapter: replacing the transistors and resistors by ports.

Why it matters: the EM simulation cannot simulate a transistor, and the PDK model already contains the device's own parasitics up to its pins. So the EM simulation should see the wiring up to the pins, and leave the device itself to the circuit simulator. Each transistor is replaced by one port per terminal; in the circuit, the PDK model is connected there again (chapter 12).

9.1 What happens




Figure 17: The REF patch: each transistor's ports end on one small sheet under the device

For each transistor, the plug-in:

- places a small sheet under the device, the **REF patch** (layer 300, REF_FOR_TRANSISTOR), just larger than the device's pins;
- places one via port per terminal, from the pin metal down to that sheet: base, collector and emitter for an npn, drain, gate, source (and bulk tie) for a MOSFET;
- at the export, removes the device's own shapes below the pins (and for the npn the small Metal1 islands under the emitter strip), because the PDK model covers them.

Each device has its own REF patch: the devices' ports must not be connected to each other through the patch.

Resistors (rsil, rppd, rhigh) are replaced the same way, with two ports each, and the PDK resistor model takes their place in the circuit.

9.2 Why resistors should be replaced too

The PDK does not compute a resistor's value from its drawn shape alone. Its pcells and SPICE models add two corrections:

- **A width offset.** The PDK uses an effective width that differs from the drawn one: rhigh 0.04 µm narrower, rsil and rppd 0.01 µm and 0.006 µm wider. This changes the width only, not the length.
- **An end resistance.** Where the silicided contact head meets the resistor body, each end adds a resistance per µm of width. It is not part of any drawn sheet.

An unreplaced resistor stays in the EM model as a sheet of the drawn size, with the nominal sheet resistance. The width offset is missing. Of the end resistance, the EM model has only what its contacts (Cont) contribute.

Both corrections are fixed amounts: a fixed width offset, and a fixed resistance at each end. They do not grow with the resistor. So the smaller the resistor, the larger their share, and the larger the error: physically small resistors are affected most. The width offset hurts narrow resistors, the end resistance hurts short ones.

How large is the error? Palace simulations of the PDK cells, as drawn, give:

Resistor (w × l)	PDK	EM model	Error
rhigh 0.655 µm × 1.245 µm (cascode, 3 kΩ)	2997 Ω	2599 Ω	−13 %
rppd 1 µm × 1.665 µm	500 Ω	442 Ω	−12 %
rhigh 0.5 µm × 4.29 µm (cascode, 13 kΩ)	13.0 kΩ	11.7 kΩ	−10 %
rhigh 2 µm × 1.325 µm	999 Ω	906 Ω	−9 %
rsil 0.5 µm × 2.33 µm (cascode, 50 Ω)	50.0 Ω	48.9 Ω	−2 %
rsil 2 µm × 13.06 µm	50.0 Ω	49.9 Ω	−0.2 %

rhigh and rppd come out about 10 % to 13 % low. rsil is close: its contacts in the EM model happen to make up for most of its end resistance.

Replaced, the resistor is the PDK model in the circuit: the correct value, with its temperature behaviour. That is why **include resistors** is ticked by default. If a resistor stays in the EM model, the **Devices** line shows orange and says so.

9.3 Step by step

1. Open the details of the **Devices** line. A table lists the transistors and resistors found: type, size or value, ports and status. Click a row to highlight the device in the layout, double-click to zoom to it. **#** is the device's number in Create Circuit's subcircuit (X1, X2, …, or R3 for a resistor taken from its label); the port table names it too, e.g. `[B of #1 npn13G2]`.




Figure 18: Devices found, none replaced yet

2. Leave **include resistors** ticked (the default). Untick it only if you want the resistors in the EM model, and accept that their values come out too low.
3. Press **Replace All**.




Figure 19: Two transistors and three resistors replaced

The ports appear in the table. In the layout, each transistor now has its REF patch (orange) and three ports (cyan):




Figure 20: Q1 before




Figure 21: Q1 after: REF patch and ports P3 (base), P4 (collector), P5 (emitter)

Undo Replace removes all patches and ports made by Replace All.

Only some devices: select rows in the device table and right-click: **Replace N Selected** or **Undo Replace of N Selected** (a selected resistor is replaced even with include resistors unticked). Leave a device as drawn when

it is not on the EM signal path, e.g. a bias transistor far from the RF lines. Such a device is simulated as its drawn metal only, and Create Circuit does not put it back: keep it in your schematic outside the EM block.

With an EM region box, the Devices line counts and Replace All replaces only the devices that reach into the box (all pieces of a split region). The rest of a large design stays as it is, and its devices don't use up the port layers 201..299.

What can go wrong:

- "no PDK devices (SG13_dev pcells) in the cell": the IHP PDK is not loaded in KLayout, so the transistors are not recognized.
- "pair(s) of REF patches touch": two devices sit so close that their patches overlap and would share one reference. The panel names them.
- "terminal(s) not connected": a device terminal has no wiring in the region. Its port would measure an open end.

10 Export

In this chapter: writing the layout and the settings for the EM simulation.

Why it matters: the export writes a clean, flat layout with only the layers the EM simulation needs, plus the ports and a settings file for setupEM. It also writes a port map, which Create Circuit needs later.

When the panel shows green checks (or orange ones you have checked), press **Export for EM…**:




Figure 22: The export dialog

- **Region** and **Stackup**: as in the panel.
- **Output**: where to write the layout. The settings file for setupEM (`.simcfg`) and the port map are written next to it, with the same name.
- **Ports**: how many, and whether they are complete. A warning sign marks ports that need attention; the grey lines below say which and why.
- **Open in setupEM**: starts setupEM (chapter 11) with the result. Whether to open it is remembered.

Press **Export**. You get three files, e.g. for `cascode_em.gds`:

File	Content
`cascode_em.gds`	the flat layout: stackup layers and ports only, devices removed below their pins
`cascode_em.simcfg`	setupEM's settings: layout, cell, stackup, ports
`cascode_em_portmap.json`	which port is what: pad, or which terminal of which device, and each port's net




Figure 23: Ready: all checks green, exported

Good to know:

- **Port numbers:** the export numbers the ports 1, 2, 3, … without gaps. The port map links them back to the layout's ports. The panel's table shows both numbers.
- **Port direction:** the export sets each via port's direction (`Z` or `-Z`) so that all via ports have their signal metal on the same end. That is why port 15 (Metal2 below its ground on Metal5) comes out as `-Z` in setupEM.
- **Exporting again** keeps everything you set in setupEM (frequencies, mesh, …) and only updates layout, stackup and ports.
- **Open in setupEM** in the panel (or EM > Open Last Export in setupEM) opens the last export again, without exporting.

What can go wrong: you export again after a layout change, but run the old model script (`.py`) from setupEM. The script reads the new layout under the same file name, with its old port list. Port numbers can shift when a port is added or removed, so the old script's port 3 may now be another port, and the S-parameters no longer belong to the port map. The export checks the model scripts next to the layout (and in setupEM's output folder) and warns about each one whose ports differ. Then open the export in setupEM: it asks whether to **Continue with the script**. Choose that, and setupEM takes the ports, layout file, stackup and cell from the export and keeps your other settings (frequencies, mesh, …) and any code you added to the script. Create Model writes the script.

11 setupEM and the Palace run

In this chapter: the EM simulation settings, and the one setting that matters most for the circuit.

Why it matters: for a circuit with bias, the EM result needs a good value at 0 Hz: the DC connections of your wiring. gds2palace provides that only if the frequency sweep starts at 0.

setupEM opens with your exported model. The **Input Files** tab shows the layout, cell and stackup from the export:




Figure 24: setupEM: input files

The **Ports** tab shows the exported ports:




Figure 25: setupEM: ports

11.1 Frequencies: start at 0




Figure 26: setupEM: frequencies, from 0 to 200 GHz in 1 GHz steps

1. Set **fstart** to **0**.
2. Set **fstop** to the highest frequency you need (200 GHz for the cascode), and **fstep** (1 GHz).

With fstart = 0, gds2palace simulates 10 MHz and 20 MHz in addition, and writes a second result file, `<model>_dc.sNp`, with a 0 Hz point extrapolated from them. That is the file for chapter 12.

11.2 Mesh and model

Mesh and boundaries are explained in the setupEM and gds2palace documentation. For a first run, the defaults work.




Figure 27: setupEM: mesh and boundaries

On the **Create Model** tab, create the Palace model, then run Palace (on Linux, e.g. with the `run_palace` script of gds2palace). After the run, `combine_snp` writes the S-parameter files, for the cascode `<model>.s15p` and `<model>_dc.s15p`.




Figure 28: setupEM: create model

What can go wrong: a sweep that starts at 1 GHz or higher gives a 0 Hz point that is extrapolated too far. Its DC paths are not accurate enough for a bias network with kOhm resistors. Create Circuit then protects the bias with DC blocks (chapter 12), but the cleaner way is to start at 0.

11.3 openEMS

The export works for openEMS (gds2openEMS) too, but setupEM sets up Palace models only: for openEMS you write the model script yourself, as in the gds2openEMS examples. It reads the exported layout (`cascode_em.gds`) and its cell. The `ports` list in `cascode_em.simcfg` has each port's number, GDS layer, layers and direction, the values a port takes in a gds2openEMS script; `cascode_em_portmap.json` says which port is what.

Prepare the export differently:

- **Stackup:** choose an openEMS stackup (from gds2openEMS), never a Palace one. They model some layers, e.g. the MIM dielectric, differently.
- **Devices:** don't replace them. Device ports end on a reference layer that only the Palace stackups have; for openEMS, simulate the layout without device replacement.

Nothing stops you from mixing these up, so check both before the export.

12 Back to the circuit: Create Circuit

In this chapter: turning the EM result into a circuit with your transistors, for your circuit simulator.

Why it matters: this is where the EM work pays off: you simulate the amplifier with its real wiring, with the PDK transistor models and their bias.

12.1 Creating the circuit

EM > Create Circuit from EM Result…:




Figure 29: The Create Circuit dialog

1. **Port map**: the export's `_portmap.json` (the last export of this layout is filled in).
2. **EM result**: the Palace result, preferably with the 0 Hz point. Preset from the export: the calibrated `_dc_deembedded.sNp` if there is one, else `_dc.sNp`, `_deembedded.sNp` or the raw result; the hint says which.
3. **Simulator**: see below.
4. **IHP PDK** (optional): the `ihp-sg13g2` or `ihp-sg13cmos5l` folder inside IHP-Open-PDK, the one that contains `libs.tech`. Then the model library lines in the circuit file point to it. The dialog fills it in: your last choice, else the PDK that KLayout has installed (the hint says where it was found), else `PDK_ROOT/PDK`. Browse accepts any level: the IHP-Open-PDK folder or a folder inside the PDK leads to the right one.
5. **Output**: the circuit file (proposed from the result's name).
6. **Python**: a Python with snp2le, preset to the one setupEM runs in; the hint says when snp2le is not installed there.
7. Press **Create**.



Figure 30: Choose the simulator

Choice	The EM result goes in as	Use it for
ngspice, EM model by snp2le	an equivalent circuit (fitted by snp2le)	DC, AC, transient, noise
VACASK, EM model by snp2le	an equivalent circuit (VACASK format)	as ngspice, plus harmonic balance
Xyce, EM model by snp2le	an equivalent circuit	DC, AC, transient, harmonic balance
Xyce, the .sNp file	the S-parameter file itself (YLIN element)	harmonic balance only: Xyce treats it as open in AC and DC
Spectre, the .sNp file	the S-parameter file itself (nport element)	all analyses; add your PDK's model includes

The result shows what was written:




Figure 31: Done: the circuit and its equivalent circuit

For the snp2le choices you get two files: the circuit (`..._ngspice.cir`) and the EM model's equivalent circuit (`..._le.cir`), which the circuit includes.

12.2 What is in the circuit

The circuit is one subcircuit. Its pins are the ports that belong to no device: the pads and the bias input. Inside:

- **the EM model**, with one pin per port;
- **the PDK transistor models**, each terminal connected directly to its port's pin (npn13G2 with Nx, le, we from your layout);
- **the resistors**: PDK models, or ideal resistors of the label value for static resistor cells;
- **1 mH inductors** between the ports of each net, and to ground for the ground net.




Figure 32: Around the transistors: device pins on the EM pins, and the 1 mH ties

Why the 1 mH inductors? A port measures a voltage between a device pin and its REF patch. The patch has no DC connection to anything, so the EM result alone does not tell the circuit simulator at which DC potential a transistor sits. The inductors tie each terminal to the rest of its net: at DC they are shorts and carry the bias,

at RF (GHz) they are open and leave the signal to the EM model. The port map tells which ports are on the same net.

The full circuit with the testbench, the layout's wiring drawn as dashed lines inside the EM model:




Figure 33: The cascode as simulated

12.3 Using it in your testbench

ngspice example (`--pdk` given, so the model library lines are active):

```
.include cascode_em_dc_ngspice.cir
Vcc  vcc 0 2.5
Lc   vcc port1 1u          ; bias tee at the output
Cout port1 out 10p
Rl   out 0 50
```

```
Vb   vb 0 0.9
Lb   vb port2 1u           ; bias tee at the input
Vin  src 0 dc 0 ac 1
Rs   src in 50
Cin  in port2 10p
Vbias port15 0 1.9         ; Cas_Bias
X1 port1 port2 port15 cascode_em_dc_ngspice
```

- **VACASK:** include the `.inc` file. VACASK finds the PDK's models through the PDK's `.vacaskrc.toml`: copy it next to your testbench.
- **Spectre:** the PDK include lines are written as comments: replace them with the includes of your SG13G2 PDK installation.

What can go wrong:

- "no 0 Hz point in the .sNp: the EM model is connected through 1 uF DC blocks": your result has no DC point (chapter 11). The circuit still works, the DC blocks keep the EM model out of the bias.
- "the port map has no signal layers (older export)": export again with the current plug-in.
- snp2le not found: choose the Python of the environment where snp2le is installed.

13 The cascode example: results

In this chapter: what the flow gives for the example, and how much each modelling choice matters.

Why it matters: it shows what to expect, and which numbers to check in your own design.

The exported cascode, with all 15 ports:




Figure 34: The exported cascode with its ports

The EM model as a circuit: snp2le's equivalent circuit reproduces the Palace result within 0.003 in S, for all 225 S-parameters from 1 to 200 GHz:




Figure 35: The equivalent circuit against the EM result

The amplifier: with Vcc = 2.5 V, Vb = 0.9 V and Cas_Bias = 1.9 V, the cascode draws Icc = 11.3 mA, and S21 is 21.6 dB at 10 GHz, 7.9 dB at 100 GHz and −1.0 dB at 200 GHz. The core is unmatched: it has no matching networks.




Figure 36: Gain and match of the cascode

The simulators agree: VACASK gives the same result as ngspice. Xyce gives the same operating point, and S21 0.5 dB higher at 100 GHz, which comes from Xyce's version of the transistor model, not from the EM model.

The cost of the simple wiring: connecting the transistors directly to the EM model ties their REF patches to ground, which adds a few fF. In the cascode that lowers S21 by 0.06 dB at 10 GHz and 0.4 dB at 200 GHz.

14 Thermal simulation

In this chapter: the temperature of each transistor and resistor, from the same layout, and back to your circuit.

Why it matters: a transistor that dissipates power heats itself and its neighbours. Its temperature changes its current, its gain and its lifetime. The self-heating in a compact model knows only the device itself: not the neighbours, not the wiring that carries heat away, not the substrate and package below. A thermal simulation of the layout includes all of that.

This flow is experimental. It needs setupEM 0.17 or newer, which installs gds2palace 0.9.4 or newer.

The thermal flow starts from the same layout and region as the EM flow. It needs no ports, and the devices stay as they are:

1. **In KLayout**, the EM panel's **Thermal** tab lists one heat source per transistor and resistor. **Export for Thermal…** writes the model for setupThermal.
2. **Your circuit simulation** gives the power of each device.
3. **In setupThermal**, **Load powers…** sets these powers on the heat sources. You choose where the temperature is fixed, and Elmer computes the temperatures.
4. **The temperature of each device** comes back as a table with its schematic instance name, for your circuit simulation.

14.1 The Thermal tab

Switch the EM panel to **Thermal** at the top:




Figure 37: The EM panel in Thermal mode, with the heat sources of the cascode

- **Stackup** and **Region**: as for EM (chapters 5 and 8). The stackup needs thermal data: the gds2palace stackups for EM and thermal, e.g. `SG13G2_FEM_200um.xml`, have it.
- **Sources**: the heat sources, one per device in the region, with its marker layer, device, schematic name, heat area and where the heat area comes from.
- **Names**: the schematic instance names, from your LVS run (see below). Optional.
- **Boundary**: the fixed temperatures of the last thermal export. You choose them in setupThermal.

The EM steps (ground, devices, ports) are hidden. A thermal model needs none of them.

14.2 Heat sources

A transistor generates its heat in a small volume: at the emitter of an npn, under the gate of a MOSFET. A resistor heats along its body. The temperature is highest there and falls steeply around it. So the heat source must

have the size of that volume, not the size of the whole device. A larger area spreads the heat and gives too low a temperature.

The IHP PDK draws these areas itself, on **HeatTrans (51/0)** and **HeatRes (52/0)**: one rectangle per emitter or gate finger, and the body of each resistor. The export takes them. PDK cells without them (older PDK versions, or static cells) get the same rectangles from the device's own layers, as the PDK does it: each npn emitter window (EmWind, 33/0) grown by 0.05 µm, each MOS gate finger, each resistor body. The **Heat area** column says which one was used. Only a device with neither gets its bounding box, with a warning.

Each heat source:

- goes on a marker layer of its own, from 201 upward. Layers that the stackup or your own markers use are skipped;
- sits in a heat target layer of the stackup: **HEAT_TRANSISTOR** (the top 40 nm of the silicon) for a transistor, **HEAT_RESISTOR** (the resistor's polysilicon body, on the field oxide) for a resistor. A stackup without these layers (gds2palace before 0.10.0) puts every heat source in the height of **Activ**, and the devices come out too cool;
- gets one power, which Elmer spreads over the device's fingers by their area.

Resistors: Resistor temperatures are not validated yet. The heat source is the resistor's polysilicon body, on the oxide that insulates it from the substrate; the heads under the contacts are not part of it. For eight sizes of rhigh, rppd and rsil, the thermal resistance was 1.5 to 2.5 times the value of the PDK's resistor model, and most of the temperature rise is across that oxide. A narrow resistor needs a fine mesh at its heat source, about 0.06 µm; 0.125 µm is enough from about 2 µm width.

The metal, contacts and vias of the devices stay in the model, since they carry heat away. So does the silicon around each npn emitter, which the PDK draws on Activ.mask (1/20), not on Activ: the export keeps datatype 20 too, and setupThermal reads it as Activ. Without it, the heat sources would sit in oxide, and the temperature rise would come out about twice too high.

Good to know: the heat areas are small and lie under all the metal. To see them in KLayout, show all hierarchy levels (*), hide all layers, and switch on HeatTrans and HeatRes (or EmWind, for an npn without HeatTrans). In the exported layout they are on the marker layers.

14.3 Instance names from LVS

The powers come from your circuit simulation, per schematic instance: `Q1`, or `Xcore.Q1` for a device in a subcircuit. To find each device's instance, the plug-in reads the database of a KLayout LVS run of this layout against your schematic. IHP's LVS deck writes it (`.lvsdb`).

Choose the file in the **Names** step (or in the export dialog). Each heat source then gets its instance name. LVS may have been run on the exported cell, or on a cell that contains it once. A heat source without a matching LVS device gets no name, and the Names step lists it.

Without LVS, the export still works. The heat sources then have only their layout names, e.g. `npn13G2@-7230,590`, and the powers file must use those.

14.4 Export for Thermal

Press **Export for Thermal...**:




Figure 38: The thermal export dialog

- **Heat sources**: how many, and which of them have no heat area of their own.
- **Boundaries**: your own boundaries in the layout, if any.
- **Left out**: layers with shapes in the region that are not in the stackup.
- **Instance names**: the LVS database.

You get three files, e.g. for `cascode_thermal.gds`:

File	Content
`cascode_thermal.gds`	the flat layout: stackup layers with the devices as drawn, the heat sources and the region outline on marker layers
`cascode_thermal.tsimcfg`	setupThermal's settings: layout, cell, stackup, one heat source per device (0 W) and a placeholder boundary
`cascode_thermal_thermalmap.json`	which device and instance each heat source layer belongs to

Exporting again keeps everything you set in setupThermal: mesh, boundaries, and the power and name of every device still in the region.

14.5 Boundaries

Heat must leave the model somewhere. Usually that is the backside of the chip, on a heat sink or a carrier. Which face is right depends on the assembly, so the export does not choose it. It writes the region outline on the first marker layer, with a placeholder: a fixed temperature of 300 K without a target layer.

setupThermal lists it as **region outline: choose the target layer**, and does not build the model until you do. The target layer is the height of the fixed temperature: e.g. **BACKSIDEGND** for the substrate backside, if your stackup has it. Set the temperature too, e.g. the heat sink's.

The side faces of the model are adiabatic: no heat leaves there. Choose the region with enough substrate around the devices, so that this does not matter.

14.6 Your own heat sources and boundaries

You can also draw your own markers, e.g. a pad area with a fixed temperature, or the heat source of a block without PDK devices. The export keeps them on their layers. It recognizes them in two ways:

- the layers your own setupThermal file for this layout uses (a `.tsimcfg` next to the layout, with this GDS file);
- shapes on 201 … 299 that are not EM ports.

Their settings (power, temperature, target layer) go into the exported `.tsimcfg`.

EM ports and thermal markers in one layout: give them different layer numbers. EM ports are on 201 … 299. Put thermal markers e.g. on 401 … 499, which no stackup of gds2palace uses.

14.7 In setupThermal

Open in setupThermal in the panel opens the export. Then:

1. **Powers:** in the **Thermal Sources + Boundaries** tab, **Load powers…** reads a file from your circuit simulation, one line per device: instance name and power in W, separated by a comma, semicolon, tab or spaces.

   ```
   instance, power
   Xcore.Q1, 12.5m
   Xcore.Q2, 12.5m
   R1, 0.2m
   ```

   SPICE suffixes are fine (`12.5m`, `12.5mW`, `12.5e-3`), and so is a header line. setupThermal reports heat sources without a power and names that match none. Nothing is set to 0 W silently.
2. **Boundary:** choose the target layer of the region outline (see above).
3. **Mesh:** the mesh at the heat sources must be fine. An npn's emitter is 0.17 µm wide, and a mesh that is too coarse there, or grows too fast, gives too low a temperature. Set a fine value only where it is needed, with **Advanced…** next to **Mesh size at heat sources**: e.g. 0.125 µm for the npn sources and the default for the resistors. The setupEM guide explains the mesh settings (Mesh tab, setupThermal).
4. **Solver:** for a large mesh, choose the iterative solver. The direct solver needs much more memory: on a laptop it failed at about a million elements.
5. **Create Model** and run.




Figure 39: setupThermal after Load powers…, with the boundary on BACKSIDEGND (example powers)

14.8 Temperatures back to the circuit

After the run, setupThermal lists the temperature of each heat source in the log, and writes the same table to `<model>_temperatures.csv` next to the model script. The command line does the same without the GUI: `python -m setupEM.thermal_results <model>.tsimcfg`.

Column	Meaning
`instance`	the schematic instance name (from LVS)
`device`, `pcell`, `layer`	the layout device and its heat source layer
`power_W`	the power set for it
`T_mean_K`	the average temperature over the heat source: the device temperature
`T_max_K`	the hottest point of the heat source; depends more on the mesh
`dT_mean_K`, `dT_max_K`	the rise above the lowest fixed temperature of the model

In your circuit simulator, set each instance's temperature rise to its `dT_mean_K` (e.g. `dtemp` in ngspice, `trise` in Spectre).

Good to know:

- The temperatures include the heat of all devices. For the self-heating of one device alone, set only its power.
- If the device model computes self-heating too (IHP's npn13G2 model has a thermal resistance, `rth`), the device's own heating counts twice. Then switch the model's self-heating off, or give it only the rise caused by the other devices (a thermal run without this device's power).
- A device's power depends on its temperature. If the temperatures change the powers noticeably, simulate the circuit again with the new temperatures, load the new powers, and run the thermal model once more.

15 Troubleshooting

In this chapter: the messages of the plug-in, what they mean, and what to do.

Message	Meaning	What to do
Stackup: none chosen yet	no stackup for this layout	choose one (chapter 5)
Ground / Devices: needs a stackup	nothing can be checked without a stackup	choose one
no ground: mark a ground shape or add via ports	no via port reaches metal yet	place the pad ports, or mark ground (chapter 7)
short circuit: both ends of via port(s) … on the same net	the port is shorted by the layout, close to the port	check the port's from/to layers
the marked ground is N separate pieces in the region	the marked ground pieces connect only outside the region	enlarge the region, or check the marks
large region, not checked: Run Checks in the details	checks are skipped for speed	press Run Checks
N cut, no ground marked	the region box cuts metal, but no ground is marked yet, so every cut counts as signal (one row for all)	mark ground (chapter 7); the cuts are then sorted into ground and signal
N cut without ground	the region box cuts signal wires with no ground metal nearby	place those ports by hand
no PDK devices (SG13_dev pcells) in the cell	transistors not recognized	load the IHP PDK in KLayout
N pair(s) of REF patches touch	two devices would share a reference	keep devices apart, or check the layout
N terminal(s) not connected	a device terminal has no wiring in the region	enlarge the region, or check the layout
resistor "not replaced: EM gives R too low"	a resistor stays in the EM model as a sheet of drawn size, without the PDK's width offset and contact end resistance (about 10 % low)	tick include resistors and press Replace All (chapter 9)
port N … not simulated (incomplete)	port settings missing	set them (EM > Ports > Port Settings…)
layer '…' is not a metal of the stackup	a port uses a layer the stackup does not know	choose another layer in the port dialog
… is not drawn at the port	the port's from/to layer has no metal at the port	check the port position and layers
All port layers 201..299 are used	no free port layer left	remove unused ports
This layout has not been exported yet	Open in setupEM needs an export first	press Export for EM…
no 0 Hz point in the .sNp	the EM result has no DC point	start the sweep at 0 Hz (chapter 11)
Thermal: the stackup … has no layer Activ	the heat sources sit in Activ, which this stackup lacks	choose a stackup for EM and thermal (chapter 14)
Thermal: no devices in the region	the export has no heat sources	choose another region, or draw your own heat sources
Thermal: N without a heat area (bounding box)	a device has no heat shapes and no layers to derive them from	check the device: its whole box heats, the temperature comes out too low
Thermal: N from the PDK's rule	the PDK cells draw no heat shapes (older PDK, static cells)	nothing: the rule gives the PDK's rectangles
Thermal: N cut by the region	a device is partly outside the region: only the part inside heats	enlarge the region
Names: no LVS device: …	LVS has no device at this heat source	run LVS on this cell, or on a cell that contains it once
region outline: choose the target layer (setupThermal)	the placeholder boundary has no height yet	choose its target layer, e.g. BACKSIDEGND (chapter 14)

16 Reference

16.1 Layers used by the plug-in

Layer	Use
201 … 299	ports: port number = layer − 200 (layers used by the stackup itself, e.g. SUBGND, are skipped)
300	REF_FOR_TRANSISTOR: the transistors' and resistors' REF patches
800/0	the EM region box; several boxes: the pieces of a split region
201 upward (thermal export)	in the exported layout: the region outline, then one heat source per device (stackup layers and your own markers skipped)
401 … 499 (suggested)	your own thermal markers, apart from the EM ports

16.2 Stored in the layout

Saving the layout keeps its EM setup. The export copies none of this into `<name>_em.gds`.

What	Where
Port settings (metals, direction, Z0)	GDS property 200 on each port shape
Boundary port mark	GDS property 201 on ports made by Create Proposed Ports
Replaced device	GDS property 202 on the device's REF patch and ports
Piece name (p1, p2, …)	GDS property 203 on each EM region box of a split region
Piece of a cut port	GDS property 204 on ports made at a cut between two pieces
Stackup, last export, ground marks	layout meta info `klayout_em_export.stackup`, `.output`, `.ground`
Last thermal export, LVS database	layout meta info `klayout_em_export.thermal_output`, `.lvsdb`

Your original file is kept. The first time the plug-in changes a layout that has none of its data yet (you place a port, choose a stackup, mark ground, replace devices, …), it copies the layout file as it is on disk to `<name>.gds.bak`, next to it. The status bar says so. An existing `.bak` is never replaced. Saving the layout later writes the EM setup into `<name>.gds`; the `.bak` is your original, without any of it. KLayout itself can keep backups of every save as well: **File > Setup > Application > General**, number of backup files.

KLayout saves meta info in an extra cell `$$$CONTEXT_INFO$$$` in the GDS file. KLayout hides it, but other GDS tools may show it as an empty top cell. (KLayout writes this cell anyway for a layout with PCells.)

Before you pass the layout on, e.g. for tape-out, remove the EM setup:

1. Delete the shapes on the port layers, on layer 300 and on 800/0 (see the layer table above). A layout converted with Fill Density Holes and Merge Metal must not be passed on at all: use the original.
2. Remove the meta info in the Python console of the macro editor (**Macros > Macro Development**, F5), then save:

```
import pya
ly = pya.CellView.active().layout()
for key in ("klayout_em_export.stackup", "klayout_em_export.output", "klayout_em_export.ground",
            "klayout_em_export.thermal_output", "klayout_em_export.lvsdb"):
    ly.remove_meta_info(key)
```

The plug-in also keeps a copy of the stackup, the last export and the ground marks in `~/.klayout_em_export.json`. It uses that copy only when the layout has none of its own.

16.3 Files

File	Written by	Content
`<name>_em.gds`	Export	flat layout for the EM simulation
`<name>_em.simcfg`	Export	settings for setupEM
`<name>_em_portmap.json`	Export	ports: layout number, device and terminal, net
`<name>_em_pieces/`	Export of a split region	per piece `p1.gds`, `p1.simcfg`, `p1_portmap.json`; `full.simcfg` (the whole region as one model, to check the joined result)
`<name>_thermal.gds`	Export for Thermal	flat layout for the thermal simulation
`<name>_thermal.tsimcfg`	Export for Thermal	settings for setupThermal
`<name>_thermal_thermalmap.json`	Export for Thermal	heat sources: layer, device, instance name, heat area
`<model>_temperatures.csv`	setupThermal after Elmer	temperature per heat source and instance
`<model>.sNp`, `<model>_dc.sNp`	gds2palace after Palace	S-parameters, without and with the 0 Hz point
`..._<simulator>.cir` / `.inc` / `.scs`	Create Circuit	the circuit
`..._le.cir` / `_le.inc`	Create Circuit (snp2le)	the EM model's equivalent circuit
`~/.klayout_em_export.json`	the plug-in	remembered choices: stackup, where setupEM is, Create Circuit settings

16.4 Limits

- Only the IHP SG13G2 PDK cells are recognized as devices (npn13G2 family, nmos/pmos and their HV and RF variants, rsil, rppd, rhigh).
- The 1 mH ties are ideal: the wiring's DC resistance is not in the bias (in the cascode it would lower Icc by about 6 %).
- Resistors from static cells (no PDK parameters) become ideal resistors of their label value: no temperature behaviour, no parasitics. A static npn cell (e.g. `npn13G2$1` in a layout saved without pcell context, as some fill tools write it) gets its size from its `Ae=Nx*Ny*we*le` label; without that label it is not replaced.
- Resistors left in the EM model (not replaced) come out too low: the sheet has the drawn size, without the PDK's width offset and contact end resistance. rhigh and rppd are about 10 % to 13 % low, rsil up to about 2 % (chapter 9). A resistor of several segments cannot be replaced yet.
- The REF patch adds a few fF per transistor when the device is wired directly (chapter 13).
- A split region's joined result has no coupling between the pieces other than through the lines that cross the cuts. Pieces are rectangles; a port wall covers the whole side of its piece, also beyond the cut.
- Thermal: resistor temperatures are not validated yet: the thermal resistance was 1.5 to 2.5 times the value of the PDK's resistor model (chapter 14).
- Thermal: instance names from LVS are tested with npn transistors and resistors. MOSFETs are supported, but not tested yet.
- Thermal: the temperatures depend directly on the thermal conductivities in the stackup, above all of the silicon and of the Activ layer that holds the heat sources. A comparison with the `rth` of IHP's npn13G2 model is not settled yet. Use the temperatures as estimates, and for comparing devices and layouts.