

Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC Rd, Rm	0	1	0	0	0	0	0	1	0	1	Rm	Rd				
ADD Rd, #	0	0	1	1	0	Rd					#					
ADD Rd, [PC, #]	0	1	0	0	0	Rd					#					
ADD Rd, [SP, #]	0	1	0	0	1	Rd					#					
ADD Rd, Rm	0	1	0	0	0	1	0	0	H1	H2	Rm	Rd				
ADD Rd, Rn, #	0	0	0	1	1	0		#	Rn	Rd						
ADD Rd, Rn, Rm	0	0	0	1	1	0	0	Rm	Rn	Rd						
AND Rd, Rm	0	1	0	0	0	0	0	0	Rm	Rd						
ASR Rd, Rm, #	0	0	0	1	0	#	Rm	Rd								
ASR Rd, Rs	0	1	0	0	0	0	1	0	0	0	Rs	Rd				
B <Target Addr>	1	1	1	0	0						offset					
B <cond> offset	1	1	0	1	0	cond					offset					
BIC Rd, Rm	0	1	0	0	0	0	1	1	1	0	Rm	Rd				
BL <Target Addr>	1	1	1	1	1						offset					
BL <Target Addr> (+)	1	1	1	1	0						offset					
BX Rm	0	1	0	0	0	1	1	1	0	H2	Rm	SBZ				
CMN Rn, Rm	0	1	0	0	0	0	1	0	1	1	Rm	Rn				
CMP Rn, #	0	0	1	0	0	Rn					#					
CMP Rn, Rm	0	1	0	0	0	0	1	0	1	0	Rm	Rn				
CMP Rn, Rm	0	1	0	0	0	1	0	H1	H2	Rm	Rn					
EOR Rd, Rm	0	1	0	0	0	0	0	0	1	1	Rm	Rd				
LDMIA Rn!, <reg list>	1	1	0	0	1	Rn					Register List					
LDR Rd, [PC, #]	0	1	0	0	1	Rd					PC Relative Offset					
LDR Rd, [PC, #]	1	0	0	1	0	Rd					SP Relative Offset					
LDR Rd, [Rn, #]	0	1	1	0	1	#	Rn	Rd								
LDR Rd, [Rn, Rm]	0	1	0	1	1	0	0	Rm	Rn	Rd						
LDRB Rd, [Rn, #]	0	1	1	1	1	#	Rn	Rd								
LDRB Rd, [Rn, Rm]	0	1	0	1	1	1	0	Rm	Rn	Rd						
LDRSB Rd, [Rn, Rm]	0	1	0	1	1	1	1	Rm	Rn	Rd						
LDRSH Rd, [Rn, Rm]	0	1	0	1	1	0	1	Rm	Rn	Rd						
LSL Rd, Rm	#	0	0	0	0	#	Rm	Rd								
LSL Rd, Rs	0	1	0	0	0	0	0	0	1	0	Rs	Rd				
LSR Rd, Rm, #	0	0	0	0	1	#	Rm	Rd								
LSR Rd, Rm	0	1	0	0	0	0	0	0	1	1	Rs	Rd				
MOV Rd, #	0	0	1	0	1	Rd					#					
MOV Rd, Rm	0	1	0	0	0	1	1	0	H1	H2	Rm	Rd				
MUL Rd, Rm	0	1	0	0	0	0	1	0	1	0	Rm	Rd				
MVN Rd, Rm	0	1	0	0	0	0	1	1	1	1	Rm	Rd				
NEG Rd, Rm	0	1	0	0	0	0	1	0	0	1	Rm	Rd				
ORR Rd, Rm	0	1	0	0	0	0	1	0	0	1	Rm	Rd				
POP {<reg list>, <PC>}	1	0	1	1	1	Z	PC				Register List					
PUSH {<reg list>, <LR>}	1	0	1	1	0	Z	LR				Register List					
ROR Rd, Rm	0	1	0	0	0	0	1	1	1	1	Rm	Rd				
SBC Rd, Rm	0	1	0	0	0	0	0	0	1	1	Rm	Rm + C				
STM	Store Multiple	STMIA Rn!, <reg list>		[Rn+4] = for each in <reglist>	-											
STR	Store Register (word)	STR Rd, [SP, #]	[SP + (#<-2)] = Rd	-												
STRB	Store Register (unsigned byte)	STRB Rd, [Rn, #]	[Rn + (#<-2)] = Rd	-												
STRH	Store Register (unsigned halfword)	STRH Rd, [Rn, #]	[Rn + (#<-2)] = Rd	-												
SUB	Subtract	SUB Rd, #	Rd = Rd - #	-												
SWI	Software Interrupt	SWI #	Run BIOS Function	-												
TST	Test	TST Rn, Rm	<flags> = Rn & Rm	-												

Mnemonic	Description	Variants	Work	Notes	Z	C	N	V
ADC	Add with Carry	ADC Rd, Rm	Rd = Rd + Rm + C	-	x	x	x	x
ADD	Add	ADD Rd, #	Rd = Rd + #	-	x	x	x	x
		ADD Rd, [PC, #]	Rd = (PC & 0xFFFFFFFF) + #	-				
		ADD Rd, [SP, #]	Rd = SP + #	-				
		ADD Rd, Rm	Rd = Rd + Rm	Rd or Rm must be High Registers				
		ADD Rd, Rn, #	Rd = Rn + #	Use this for Low Reg Addition	x	x	x	x
		ADD Rd, Rn, Rm	Rd = Rn + Rm		x	x	x	x
		ADD SP, SP, #	SP = SP + #	-				
AND	Logical And	AND Rd, Rm	Rd = Rd & Rm	-	x	x	x	x
ASR	Arithmetic Shift Right	ASR Rd, Rm, #	Rd = Rm >> #	Signed	x	x	x	x
		ASR Rd, Rs	Rd = Rd >> Rs	Signed	x	x	x	x
B	Branch	B <Target Addr>	PC = PC + (Offset << 1)	-				
		B <cond> offset	If <cond> then PC = PC + (Offset << 1)	-				
BIC	Bit Clear	BIC Rd, Rm	Rd = Rd & !(Rm)	-	x	x	x	x
BL	Branch with Link	BL <Target Addr>	LR = (PC + 2); PC = PC + ((Offset << 12) (Next HalfWord))	Short Version				
		BL <Target Addr>	LR = (PC + 4); PC = PC + ((Offset << 12) (Next HalfWord))	Long Version				
BX	Branch and Exchange	BX Rm	PC = Rm[31..1] << 1; Mode = ARM	Changes Instruction set to ARM. Rm can be High Reg				
CMN	Compare Negative	CMN Rn, Rm	<Flags> = Rn + Rm	-	x	x	x	x
CMP	Compare	CMP Rn, #	<Flags> = Rn - #	-	x	x	x	x
		CMP Rn, Rm	<Flags> = Rn - Rm	-	x	x	x	x
		CMP Rn, Rm	<Flags> = Rn - Rm	Rn or Rm must be a High Reg	x	x	x	x
EOR	Logical Exclusive Or (XOR)	EOR Rd, Rm	Rd = Rd ^ Rm	-	x	x	x	x
LDM	Load Multiple	LDMIA Rn!, <reg list>	for each in <reglist> = [Rn+4]	-				
LDR	Load Register (word)	LDR Rd, [PC, #]	Rd = [PC + (#<-2)]	-				
		LDR Rd, [SP, #]	Rd = [SP + (#<-2)]	-				
		LDR Rd, [Rn, #]	Rd = [Rn + (#<-2)]	-				
		LDR Rd, [Rn, Rm]	Rd = [Rn + Rm]	-				
LDRB	Load Register (unsigned byte)	LDRB Rd, [Rn, #]	Rd = [Rn + #]	-				
		LDRB Rd, [Rn, Rm]	Rd = [Rn + Rm]	-				
LDRH	Load Register (unsigned halfword)	LDRH Rd, [Rn, #]	Rd = [Rn + #]	-				
		LDRH Rd, [Rn, Rm]	Rd = [Rn + Rm]	-				
LSL	Logical Shift Left	LSL Rd, Rm, #	Rd = Rm << #	-	x	x	x	x
		LSL Rd, R, #	Rd = R << Rs	-	x	x	x	x
LSR	Logical Shift Right	LSR Rd, Rm, #	Rd = Rm >> #	-	x	x	x	x
		LSR Rd, R, #	Rd = R >> Rs	-	x	x	x	x

Meaning Mnemonic Opcode Status Flags

Opcode	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
LSL Rd, Rm, #	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	Rm	Rd
LSR Rd, Rm, #	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0	Rm	Rd
ASR Rd, Rm, #	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	Rm	Rd
ADD Rd, Rn, Rm	0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	Rm	Rn
SUB Rd, Rn, Rm	0	0	0	1	1	0	1	0	0	1	0	0	0	0	0	Rm	Rn
ADD Rd, Rn, #	0	0	0	1	1	1	0	0	1	1	0	0	0	0	0	Rn	Rd
SUB Rd, Rn, #	0	0	0	1	1	1	0	1	1	1	0	0	0	0	0	Rn	Rd
SUB Rd, Rn, Rm	0	0	0	1	1	1	1	0	1	1	1	0	0	0	0	Rn	Rd
SUB SP, SP, #	0	1	1	1	0	0	1	0	1	1	1	0	0	0	0	SBZ	1
PUSH {<reg list>, <LR>}	1	0	1	1	0	1	0	1	0	1	Z	LR				Register List	
POP {<reg list>, <PC>}	1	0	1	1	1	1	1	0	1	1	Z	PC				Register List	
STMIA Rn!, <reg list>	1	1	0	0	0	1	0	0	1	0	Rn					Register List	
LDMIA Rn!, <reg list>	1	1	0	0	1	0	0	1	0	1	Rn					Register List	
B <cond> offset	1	1	0	1	0	1	0	1	0	1	1	1	1	1	1	offset	
SWI #	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	offset
B <Target Addr>	1	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	offset
Undefined Instruction	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	offset
BL <Target Addr> (+)	1	1	1	1	1	0	0	0	1	1	1	1	1	1	1	1	offset
BL <Target Addr>	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	offset

Symbol Meaning

Symbol Meaning

Rd	Destination Register
Rn	Register
Rm	Register
Rs	Register (shift amount)
#	Immediate Value (a number)
C	Carry Bit
PC	Program Counter
SP	Stack Pointer
LR	Link Register
<flags>	Result affects only flags