
In the past a Verilog model for a SAP was created based on the basic understanding of MARIE Virtual Processor Learning Tool Employed in teaching computer organization and architecture classes.

With the need for students to learn Arm was viable tool for future development this module was created by Voltaire Dupo. It is hoped that students may find it more useful for systems development and add to it in the future making the architecture type no longer SAP centric only but also include the architecture types as inspired by the Acorn Research Machines Group.

## **Processor Block Diagram**



Reference Tables for I/O Functions

addr: 5 bit input that can reference the 32 different memory locations

cpc: 1: PC will increment automatically every clk cycle.

0: no increment takes place

csrc: 0: data\_in is the source of data to be stored

1: Literal is the source of data to be stored

2: AMBA input is the source of data to be stored

3: CEE or ALU Output is the source of data to be stored

Wr\_en: 1: allows write operations to memory

0: prevents any write operations to the memory

## Teeny Tiny 8 bit Processor

## Reference Tables for I/O Functions

Calu: 01H: CEE = R1 + R2; // C=A+B

02H: CEE= R1 – R2; // C=A-B

O3H: CEE = R1 \* R2; // C = A\*B

04H: CEE =  $^{\sim}$ R1; // NOT A

05H: CEE = R1 && R2; // AND

06H: CEE = R1 | | R2; // OR

07H: CEE = R1 ^ R2; // XOR

08H: CEE = ~CEE; // C = NOT C

11H: CEE = R1 + Lit; // C=A+B

12H: CEE= R1 – Lit; // C=A-B

13H: CEE = R1 \* Lit; // C = A\*B

15H: CEE = R1 && Lit; // AND

16H: CEE = R1 | | Lit; // OR

17H: CEE = R1 ^ Lit; // XOR