


Computer Organization


Von Neumann Architecture


Input →

- Central Processing Unit (CPU)
- Control Unit (CU)
- Arithmetic / Logic Unit (ALU)

→ Output







* DMA Transfer Cycle

Stealing

- DMA may takes over bus for a cycle

- detached DMA

= single bus

↑ simple

perform

DMA Configuration

~~middle complex~~

↓ -detail

- single bus
- separate

-integrated bus

DMA - I trac
- 1 trac

- I travel

has once used you

handler p

Raisin China Ink

11. *Elasmatheia*

- 1 interrupt time

- bus master (Mod)

must claim bus f

seed)

software + a li


poll mod


- share one interface


request line


- CPU ask module is

- CPV clears status









Editor Program

↓ .asm

Assembler Program

↓ .obj ↳ .crf
·.lst ↳ .obj ↳ other obj

Linker Program


↓ ↳ .map

.exe

- 1) edit program
- 2) assemble

- assemble steps

- 3) link



- no stack segment
stack in end area
data segment inside code segment
* data first, use jump to code
MOV AX, @DATA
MOV DS, AX

only have code segment
data/code start at 0100H
compact code 64KB
.COM file
* 1 segment
POS

- PS/ES must be initialized
- give CS, SS proper values

- used to call subroutine
CALL

PROL

... RET → return control
restore CS:IP from stack
ENDP
: ↓
- according to flag register
conditional (* default SHORT)

Jumps

→ unconditional
JMP (* default NEAR)

Range → SHORT (intrasegment)
- change IP (1B range)
NEAR (intrasegment)
- change IP (2B range)

FAR (intersegment)
- change CS, IP

DW (define word) - allocate word size memory

DB (define byte) - allocate byte size memory

DUP (duplicate)

- data ↔ constant
EQU (equate)

A series of statements

directives (pseudo-instructions)
- give instructions to assembler (how to translate)

ORG (origin)
- beginning of offset address

PTR

- temporarily change type / range of variable / label

Model
size of memory model

Form

[label:] mnemonic [operands][; comment]


label SEGMENT
...
label ENDS
full segment definition
multiple segments

* only 3 segments
stack segment definition

.STACK ← simplified segment
- stack segment definition
.DATA
- data segment

.CODE → ENDP
- code segment
* entry must be FAR


instructions
- do the real work
- translated into machine code



- use tri-state buffer
to connect to system
data bus

input port
output port
- latch data from CPU

one bus cycle: odd/even banks
aligned (even address) at the same time



BHE	A0	
0	0	even word
0	1	odd byte
1	0	even byte

port range 0000h~0ffffh

15536 port

Indirect

* use register
+ to store addr

I/O instructions

* no segment concept for port addresses

x immediate

Direct

port range 00h~DffH (256)

$\log_2(N_{mem})$ directly connected
to chips

additional
lines

address line = $\log_2(N_{cpu})$

$N_{mem} \times N_{mem}$

$N_{cpu} \times N_{cpu}$

used to distinguish
chips

when $N_{mem} > N_{cpu}$
several line from
decoder point to
the same chip

when $N_{mem} < N_{cpu}$
use $\frac{N_{cpu}}{N_{mem}}$ chips

use higher address line
combine with decoder
line to locate chips

↓
memory address
decoding

- decode memory address
to locate specific
memory chip

linear select
decoding
- only selected lines
are decoded

with aliases!
cheap
some memory unit
(with multiple addresses)

absolute address
decoding
- all address line
are decoded

to check (add sum of other
bytes with checksum byte)

≠ 0
↓
data corrupted

= 0
↓
data safe

Misaligned
(odd address)
word-Memory operations
* even and odd banks
memory organization
2 bus cycles
first cycle (odd bank)
 $D_15 \sim D_8 \rightarrow$ low byte
second cycle (even bank)
 $D_7 \sim D_0 \rightarrow$ high byte


Memory and I/O in 8086 → Data Integrity


→ parity bit
(for DRAM)

even parity → 0 if no. of
1's is even

↓
1 if no. of
1's is odd

checksum Byte (for ROM)
- store the 2's complement
of sum of other bytes





8255 PPI Chip 2

