# Chisel 3.6 Cheatsheet (v0) (page 1)

For Operators: c, p, x, y are Chisel Data; n, m are Scala Ints w (x), w (y) are the widths of x, y (respectively) minVal(x), maxVal(x) are the minimum or maximum possible

values of x

# Chisel Keywords at a glance

Bool, UInt, SInt, ChiselEnum, Clock, Reset, AsyncReset, Bundle, Vec, Record Reg, Mem, Wire, IO Input, Output, Flipped when, elsewhen, otherwise, switch, is Module, RawModule, ExtModule

# Use Scala val to create wires, instances, etc.

val x = Wire(UInt()) val v = x// drive wire y from wire x

More constructors	Explanation
Bool()	Bool generator
true.B or false.B	Bool literals
UInt()	Unsigned integer
UInt(32.W)	Unsigned integer 32 bit
29.U(6.W)	Unsigned literal 29 6 bits
"hdead".U	Unsigned literal 0xDEAD 16 bits
BigInt("12346789ABCDEF", 16).U (Don't use S cala Int to create large literals)	Make large UInt literal
SInt()	Signed integer
SInt(64.W)	Signed integer 64 bit
-3.S	Signed integer literal
3.S(2.W)	Signed 2-bit value (-1)

Construct State elements, registers				
Constructor	Explanation			
Reg(UInt())	Creates a UInt register			
RegInit(7.U(32.W))	32-bit Reg with initial value of 7			
RegNext(nextValue)	Reg updated on rising clock, no initia value			
RegNext(nextValue, 3.U(32.W))	Reg updated on rising clock but with initial value 3			
RegEnable(nextVal, enable)	Reg updated on rising clock with an enable gate			
RegEnable(next, init, enable)	Reg updated on rising clock with an init and enable			

### ChiselEnum

object Op extends ChiselEnum { val load = Value(0x03.U)val imm = Value(0x13.U)val jal = Value(0x6f.U)

when (foo === Op.load) .elsewhen(foo===Op.imm) {...}

aggregates – Bundles and Vecs				
Anonymous bundle	Bundle with directions (default direction			
val myB = new Bundle(	is Output)			
val myBool = Bool()	Class MyBundle extends Bundle {			
val myInt = UInt(5.W)	val in = Input(Bool())			
)	val myInt = Output(UInt(5.W))			
Bundle class	}			
	Create IO from bundle			
<pre>class MyBundle extends Bundle {   val myBool = Bool()</pre>	val x = IO(new MyBundle)			
val myBoo1 = Boo1() val myInt = UInt(5.W)	Recursively flip input/output in io			
vai myint = oint(5.w)	11			
) 1 MarDon	Val fx = IO(Flipped(new MyBundle)			
val myB = new MyBundle				
Extending a Bundle	Coerce direction to all the same direction			
class MyExtendedBundle	val fx = IO(Output(new MyBundle)			
extends MyBundle {				
val newField = UInt(10.W)	Access elements via dots			
}	val intl = myB.myInt			
	myB.myBool := true.B			
	myb.myboor crue.b			

#### Vec Constructors:

Vec(size: Int, typeGen: Data) // create a vec of typeGen VecInit.fill(size: Int, hwGen: Data) // create Vec and initialize to hwGen VecInit.tabulate(size: Int) { i => hwGen: Data } // hwGen can use i for element creation Note: Always create Reg(Vec\*(...)), never Vec\*(...Reg()) (reg of vec not vec of reg) Accessing Vec elements

x := myVec(index: UInt) or myVec(index: Int) myVec(index: UInt) or myVec(index: Int) := y Example: vec init of a register file of 31 UInt registers of

32bits width val regfile = RegInit(VecInit(Seq.fill(31)(0.U(32.W))))

Special methods on Vec Explanation AND-reduce p on all elts .forall(p: T => Bool): Bool .exists(p: T => Bool): Bool Bool literals .contains(x: T): Bool True if this contains x

.count(p: T => Bool): UInt count elts where p is True .indexWhere(p: T => Bool): UInt index where p is true.B .lastIndexWhere (p: T => Bool): UInt last index where p is true.B .onlyIndexWhere(p: T => Bool): UInt last index where p is true.B

Connections	Explanation (c is consumer, p is producer)
c := p	Basic connect, p drives c
c :#= p	(coercing mono-direction): connects all members of p to c; regardless of alignment
c :<= p	(aligned-direction): connects all aligned (non-flipped) c members from p
c :>= p	(flipped-direction): connects all flipped p members from c
c :<>= p	(bi-direction operator): connects all aligned c members from p; all flipped p members from c
.squeeze	allow truncation
.waive	allow missing connections

Operators on data.				
Operator	Explanation	Width		
Х	Logical NOT	1		
&& y	Logical AND	1		
:    у	Logical OR	1		
(n)	Extract bit, 0 is LSB	1		
x(hi, lo)	Extract bitfield	hi - lo +1		
х << у	Dynamic left shift	w(x) + maxVal(y)		
к >> й	Dynamic right shift	w(x) - minVal(y)		
x << n	Static left shift	w(x) + n		
x >> n	Static right shift	w(x) - n		
Fill(n, x)	Replicate x, n times	n * w(x)		
Cat(x, y)	Concatenate bits	w(x) + w(y)		
Mux(c, x, y)	If c, then x; else y	max(w(x), w(y))		
~x	Bitwise NOT	w(x)		
х & у	Bitwise AND	max(w(x), w(y))		
к   У	Bitwise OR	max(w(x), w(y))		
< ^ у	Bitwise XOR	max(w(x), w(y))		
: === у	Equality(triple equals)	1		
к =/= у	Inequality	1		
к + у	Addition	max(w(x),w(y))		
x +% y	Addition	max(w(x),w(y))		
4 +& y	Addition	max(w(x),w(y))+1		
с - У	Subtraction	max(w(x),w(y))		
к −% у	Subtraction	max(w(x),w(y))		
к -& у	Subtraction	max(w(x),w(y))+1		
к * У	Multiplication	w(x)+w(y)		
с / у	Division	w(x)		
к % У	Modulus	bits(maxVal(y)-1)		
< > у	Greater than	1		
у >= У	Greater than or equal	1		
х < У	Less than	1		
<= y	Less than or equal	1		
< >> у	Arithmetic right shift	w(x) - minVal(y)		
x >> n	Arithmetic right shift	w(x) - n		
k.andR	AND-reduce	1		
k.orR	OR-reduce	1		
.xorR	XOR-reduce	max(w(x), w(y))		

# Chisel 3.6 Cheatsheet (v0) (page 2)

#### **Chisel Code Generation**

when(condition1) {

x := v

Functions provide block abstractions for code. Scala functions that instantiate or return Chisel types are code generators.

Also: Scala's if and for can be used to control hardware generation and are equivalent to Verilog's if/for

val number = Reg(if(canBeNegative) SInt() else UInt ()) will create a Register of type SInt or UInt depending on the value of a Scala variable.

#### Use the 'when' construct instead of individual muxing

```
}.elseWhen (condition2) {
 x := x & v
 z := y
}.otherwise
 v := 7
Use when construct instead of individual muxing
class Delay(n: Int, payloadType: Data) extends Module {
 val in = IO(Input(payloadType))
 val out = IO(Output(pavloadType))
 out := (0 until n).foldLeft(in) {
   case (last, x) => RegNext(last) }
```

#### Parameterize Modules

Insert n registers between input and output of type payload, using scala collection methods

```
class Delay(n: Int, payloadType: Data) extends Module {
 val in = IO(Input(payloadType))
 val out = IO(Output(payloadType))
 out := (0 until n).foldLeft(in)
   case (last, x) => RegNext(last) }
```

#### Instantiate and connect to SubModules

```
class Parent (n: Int. pavloadType: Data) extends Module {
 val in = IO(Input(payloadType))
 val out = IO(Output(payloadType))
 val child = Module(new Delay(n, payloadType))
 child.in := in
 out := child.out
```

## Casting

```
.asTypeOf is hardware cast (works for HW data or Chisel Types)
 0.U.asTypeOf(new MyBundle())
chiselTypeOf(...) copy type of HW along with parameters and directions
  val foo = IO(chiselTypeOf(bar))
```

Standard Library – Bit checks.				
Operator	Return	Explanation		
PopCount(in:Bits)	UInt	number of hot (= 1) bits in in		
PopCount(in:Seq[Bool])	UInt	number of hot (= 1) bits in in		
Reverse(in:UInt)	UInt	Reverses the bit order of in		
UIntToOH(in:UInt, [width:Int])	Bits	the one-hot encoding of in width (optional, else inferred) output width		
OHToUInt(in:Bits)	UInt	the UInt representation of one-hot in		
OHToUInt(in: Seq[Bool])	UInt	the UInt representation of one-hot in		
PriorityEncoder(in:Bits)	UInt	the position the least significant 1 in in		
PriorityEncoder(in:Iterable[Bool])	UInt	the position the least significant 1 in in		
PriorityEncoderOH(in:Bits)	UInt	the position of the hot bit in in		
Mux1H(sel: Seq[Bool], in: Seq[Data])	Data	One hot mux		
Mux1H(sel: UInt, Seq[Data])	Data	One hot mux		
Mux1H(sel:UInt, in: UInt)	Data	One hot mux		
PriorityMux(in:Iterable[(Bool,Bits])	Bits	Priority Mux		
<pre>PriorityMux(sel:Bits/Iterable[Bool], in:Iterable[Bits])</pre>	Bits	A mux tree with either a one-hot select or multiple selects (where the first inputs are prioritized)		

# Standard Library - Stateful Counter(n:Int): Counter (simple)

```
Example:
val c = new Counter(n)
val wrap = WireInit(false.B)
when (cond) { wrap := c.inc() } // .inc returns true when wrap occurs
Counter(cond: UInt, n:Int): (UInt, Bool)
val countOn = true.B // increment counter every clock cycle
val (counterValue, counterWrap) = Counter(countOn, 4)
when (counterValue === 3.U) {
Counter(r: Range, enable: Bool, reset: Bool) (UInt, Bool)
```

## Example: val (counterValue, counterWrap) = Counter(0 until 10 bv 2) when (counterValue === 4.U) {

LFSR(width: Int. increment: Bool, seed: Option[BigInt]): UInt Example:

val pseudoRandomNumber = LFSR(16) ShiftRegister(in: Data, n: Int[, en: Bool]): Data add n registers

Example: val regDelayTwo = ShiftRegister(nextVal, 2, ena) Standard Library - Interfaces

Boolean, hasFlush; Boolean)

val q = (new Queue(UInt(), 16))

consumer. Moduleio.in <> q.io .deq

q.io.eng <> producer.io.out

pipe.io.eng := producer.io

consumer.io := pipe.io.deq

Interface: .valid Bool, .bits

DecoupledIO(gen: Data): Wrap bundle with a ready valid interface

Queue(gen: Data, entries: Int, pipe: Boolean, flow: Boolean, useSyncReadMem:

Interface: .ready read only Bool, .valid Bool, .bits payload data ValidIO(gen: Data) Wrap gen with a valid interface

Interface: jo.eng: Flipped(ReadyValid[gen]), jo.deg: ReadyValid[gen]

Pipe(engValid:Bool, engBits:Data, [latency:Intl) or

Pipe(eng:ValidIO, [latency:Int]): Module delaying input

Interface: io.in: Flipped(ReadyValid[gen]), io.out: ReadyValid[gen]

Arbiter(gen: Data, n: Int): Connect multiple producers to one consumer

Interface: io.in Vec of inputs (Flipped(ReadyValid[gen]), io.out: ReadyValid[gen])

```
Ctandard Library Dit about
```

```
Variants: RRArbiter (round robin) LockingArbiter
Example:
```

Example:

```
val arb = Module(new Arbiter(UInt(), 2))
arb.io.in(0) <> producer0.io.out
arb.io.in(1) <> producer1.io.out
consumer.io.in <> arb.io.out
```

val foo = Module(new Pipe(UInt(8.W)), 4)

### **Definition & Instance**

```
@instantiable
class Child extends Module {
 @public val in = IO(Input(Bool())
 @public val out = IO(Output(Bool())
 out := in
class Parent (n: Int. pavloadType: Data) extends Module {
 val childDef = Definition(new Delay(n, payloadType))
 val in = IO(Input(payloadType))
 val out = IO(Output(payloadType))
 val child = Instance(childDef)
 child.in := in
 out := child.out
```