
COE-301-Computer Graphics

Pagelo): 2 Time:1:30 hrs. Max Marks:20

(3.5-

Note: Attempt all FOUR questions.

Q1: Using Cyrus-Beck and Cohen -Sutherland Line Clipping algorithms, clearly show all the steps to clip lines P1P2 & P3P4 against a concave clipping window PQRS. The clipping window has a rectangular hole ABCD and a square h EFGH.




Coordinates:

P1: (5,13); P2: (3,4); P3: (3,11); P4: (12,1); A: (2,8); B: (4,8); C: (4,7); D: (2,7); E: (4,10); F: (5,10); G: (5,9); A: (2,8); A: (2W.CO (4,9);

Q2.


a. Using Bresenham's approach propose a technique to scan convert the arcs in Figure 2. simultaneously




[Figure 2]

Q3.

a. In Figure 3. below derive a composite transformation matrix that will transform figure A to Figure B. Give the final coordinates of the transformed figure






[Figure 3]

b. Derive two composite transformation matrices that will transform a right angled triangle [A(1,1), B(4,1), C(1,3)] to an equilateral triangle (with B remaining same and sides of 3 unit each) and to an isosceles triangle (with A remaining same and AB = AC=4 units)

Q4. Clearly indicate all the steps to perform the clipping of polygon P1P2P3P4P5P6P7P8P9 against an upright rectangular window as shown in Figure 4 using Sutherlan Hodgeman algorithm.



[Figure 4]

B.E.(COE) B.E. V SEM MID EXAMINATION Sept, 2014 COE-302, Discrete Maths and Design of Algorithms

Time: 1:30 Hours

Max. Marks: 20

Note:

- Attempt all questions, each carries equal mark.
- Assume suitable missing data, if any
- QX A relation R is defined as b=a', a, b are in Z, set of integers, where is a positive integer. Show that R is partial order on Z.
- Let S be the square in plane R2 (refer Figure), with its centre at ori and its vertices are numbered counter clockwise from 1 to 4. (a) Define group G of symmetries of S.
 - (b) List the elements of G.
 - (c) Find a minimum set of generators of G.



- Let R be a relation on A. $A=\{2,3,4,8,12,36,48\}$, $R=\{(a,b) \mid a\}$ divisor of b}.
 - (a) Draw Hasse Diagram.
 - (b) Find its maximum and minimal elements?
 - (c) Is poset a lattice?
- Let Fx be the set of all one-to-one onto mapping from X onto where X={1,2,3}. Find all elements of Fx and find the inverse of element.
- Write short note on the following:
 - (a) Distributive Lattice
 - (b) Complemented Lattice
 - (g) Commutative Ring
 - (d) Reflexive and symmetric closure

B.E. MID SEMESTER EXAMINATION September, 2014 COE-303: COMPUTER SYSTEM ORGANIZATION

Time: 1:30 Hrs.

Max. Marks: 20

Note: All Questions are Compulsory.

Question 1 to 5 carry 2 marks each.

Question 6 and 7 carry 5 marks each.

Assume any missing information, if any.

21 In a bus system of registers, the number of registers are 32. What are the

- a) Number of multiplexers
- b) Size of multiplexer
- c) Number of bits in each register?

Q2 Write a subroutine for the following instruction using 3 address, 2 address, 1 address and 0 address instruction formats

A*B+A*(B*D+C*E)

Q3What are interrupts. Explain the interrupt cycle with flow chart?

a) What must be the address field of index addressing mode to make it equal to register indirect addressing mode?

b) What is the number of memory references in?

- (i) Indirect addressing mode
- (in) Branch instruction.

05 Explain the difference between the following:

- a) Hard-wired control and micro-programmed control
- b) RISC and CISC

6 Early processors used accumulator to store intermediate results whereas modern processors uses either a register file or a stack.

Why use a stack or register file rather than accumulator?

2 marks

b) What are the advantage and disadvantage of using register file over stack?

3 marks

Q7 Design a CPU that meets the following specifications.

It can access 256 words of memory, each word being 8 bits wide. The CPU does this by outputting an 8 bit address on its output pins A[7..0] and reading in 8 bit value from memory on its input D[7..0]

The CPU contains an 8 bit address register, program counter and accumulator, data

register and 3 bit instruction register.

The CPU must realize the following instruction set. Note that a is a 8 bit value stored in location immediately following the instruction

Instruction Code	Operation
OGOYYXXX	AC ← α
00177777	$M[\alpha] \leftarrow AC$
001717171710	$AC \leftarrow AC + M[\alpha]$
O I O I AN ALL DE THE PARTY OF	$AC \leftarrow ACVM[\alpha]$
VIII RA BE AND THE STREET	DC 4 C
100XXXXXα	PC PC+ 000AAAAA
101XXXXXα	A CONTRACTOR OF THE PARTY OF TH
110XXXXXXa	PC ← PC+1
111XXXXXX	PC ← 0 AC ← 0
	060XXXXXα 001XXXXXα 010XXXXXα 011XXXXXα 100XXXXXα 101XXXXXα 110XXXXXα

BE (ECE/COE/ICE) V SEMESTER MID-SEMESTER EXAMINATION September 2014


ECE/COE/ICE-304: Linear Integrated Circuits

Time: 1 hour and 30 minutes


Max. Marks: 20

Note: Attempt any five questions; all carry equal marks.


- Explain how does one realize: (a) a non-inverting integrator using a single op-amp (ii) an all pass filter using op-amp(s)?
- 2. What are the advantages of inductance simulation circuits using IC op-amps over the passive wirewound inductors? Determine an expression for the input impedance of the circuit of Fig. 1 and determine its equivalent circuit looking into terminal 1 (with respect to ground):




What are the advantages of op-amp-RC filters over passive RLC filters? For the circuit shown in Fig. 2 derive an expression for the transfer function V₀/V_{in} and hence, identify the type of filter realized. Find the expressions for the filter parameters H_o, Q_o (or bandwidth; whichever applicable) and ω_o from the resulting transfer function.



 Determine the condition of oscillation and frequency of oscillation for the sinusoidal oscillator circuit of Fig. 3.




5. Can the OTA-circuit shown in Fig. 4 function as a sinusoidal oscillator? If not, what changes are needed to make it function as a sinusoidal oscillator? Find the condition and frequency of oscillation of the corrected circuit.




 Devise an OTA-based circuit which realizes the same transfer function as that of the op-amp circuit of Fig. 5(a).

OR

What are the applications of log/antilog circuits? Analyze the circuit of Fig. 5(b) and determine an expression for the output voltage in terms of the two inputs and hence, determine the function performed by the circuit.





Mid Semester examination, September-2014 ECE/COE/ICE 305

Industrial Organization and Managerial Economics

Time 1 1/2 hours

Max. Marks 20

Note: Attempt any FIVE Questions.
All questions carry equal marks.

- Q.1. What is management'? Explain briefly important functions of management.
- Q.2. What were the important contributions of Frederick Taylor to scientific management approach?
- Q.3. Describe various types of organizational structure with appropriate examples.
- Q.4. What is plant location? Explain the principle factors influencing the choice of plant location.
- Q.5. Differentiate between Bureaucratic model and administrative theory of management.
- Q.6. What do you understand by Break-Even analysis? Explain its significance in manufacturing industry with an example.
- Q.7. Briefly describe the Hawthorne experiments and how they influenced the human relations/behavioural approach to management.