


\* What is minicomputer? (Mid range computer).

Ans. A minicomp, is a class of smaller computers that developed in mid 1960s and sold for much less than mainframe and mid-size computers from IBM and its direct competitors.

- Minicomputer is mini version of mainframe computers ; is smaller and cheaper and size is small than mainframe and supercomputer.
- Slower speed
- Speed faster than microcomputers
- more than one CPU
- expensive
- small memory.
- used in banking sector



Used for scientific purpose

Examples | IBM-system 360

PDP - 8


HP - 3000

Honeywell 200

IBM system/3.

\* Micro computer:- (PC personal computer)

→ Single user computer <sup>Desktop, Laptop</sup>



C10 (CO)

Sem - 4

Sec - 3

Computer Engg

WED

(1-2)

①  
4-5

CEC10 - Microprocessor

R No

5221

R No

5222

Friday

1-2  
(5221)

### Course Contents:-

1. Introduction :- Overview of processors, microcontrollers & DSP, 8085 pin outs, arch., Inst. set, programming

2. Arch. 8086 MP:

Assembly language of 8086:

4. Interfacing with 8086 :- with ROM's, RAM's, 8255PPI, DATA control 8237, -

5. High end processors :- 80386, 80486 - 32 bit processor

books ① Ramesh S. Gaonkar → Mp. arch, prog, and application with 8085  
→ Prentice Hall

② D T. Hall :- MP & Interface logic & Hardwiring  
THM - 3<sup>rd</sup> edition

③ Barry B. Brey "The Intel chip, all", 6<sup>th</sup> edition

④ Uffenbach "The 8086 family design" PFI,  
2<sup>nd</sup> edition

Lec - 1<sup>st</sup>

- General definition of mini computers,
- microprocessors
- microcontrollers
- DSP's.
- 8085 pin-pin description
- Internal architecture

Contents  
of  
1<sup>st</sup>  
chapter

## \* Mini computers

Lec - 1<sup>st</sup>

- Historical background
- Moore's law
- evolution of ICF tech
  - evolution tree of IC's
  - key features of IC & MC's

## → Historical background

1947: invention of transistor

(William Shockley,  
in Bell Laboratories)

- before this vacuum tubes were used (bulky, large in size, consume lots of power) unrealistic
- Solid state devices (Semiconductors like Si, Ge)
  - Current controlled devices → current can be controlled by adding impurities.

1959: invention of integrated circuits developed

planar technology.

Fairchild

Semiconductor's

1965: - Moore's Law :-

→ component density would double every year.

1975 → component density would double every 18 months

1995 →

1971:- Development of 1<sup>st</sup> MP. by Intel  
 → Based on IC.  
 → 4-bit MP. → 4004 → CPU on a chip


→ Texas Instruments { Many place  
 → Motorola      actual in race of producing  
 → Fairchild Semiconductor      hardware.  
 MP's.

CPU

Any intelligent electronic sys. can be developed using MP.


1976:- Introduction of first microcontroller by Intel 4048.

• Computation on a chip ] MC!



### 'Evolution of IC technology'

Year	Technology	No. of devices	typical products
1947	Invention of trans.	1	-
1950-1960	Discrete components	1.	junction diode and transistors
1961-1965	SSI era	100 to 1000	Planar devices, logic gates, buffers.
1966-1970	MSI era	100 to 1000	Counters, MUX, Decoder's, adder etc.
1971- 1979	LSI	1000 to 20000	8-bit MP, RAM, ROM -
1980-1984	VLSI	20,000 to 50,000	DS Ps, RISC, 16-bit, 32-bit
1985 beyond	ULSI	> 50,000 IC	64-bit MP,



### Features of UP's

- ① Smaller size ( miniaturized devices since large no. of devices are embedded into IC )
- ② Cost ( cost of production is reduced )
- ③ Reliable ( despite of more no. of devices over the chip ).
- ④ Lower power consumption. ( cools )
- ⑤ Higher versatility / flexibility ( we can use the same software )
- ⑥ More powerful ( by changing few hardware )  
( as no. of transistors goes on rising )  
from 1971 → [ ]

Applications,

2. General purpose sys:

→ Desktop PC's, laptops, workstations, servers, super computers.

Microcontrollers :- embedded system

[Comb. of hardware + software]

designed for specific application

→ used in consumer electronics for making toys, cameras, camcorder, -- Robots.

→ consumer products { washing machines, television }

→ Instrumentation { intelligent test like oscilloscopes } medical equip { ICU used in and so -- }

→ Process control { for data acquisition and controlling various industries }

→ Communications { Telephone handsets etc -  
1. answering machine }

Cordless phones, mobile ph.

→ office equip { fax machines, printer, PABX }

→ Emerging multimedia applications { Mobile phone, tele conference equipments }

→ SP/EP's applications:

→ DSP's, processors → switches

→ Routers

→ Interception/detection

→ control processing

→ specially designed to process signals.

Received digitised signals


info, → perform some mathematical operations → give result to an off device -

→ DSP's also accept analog signal using ADC,  
→ process them using digital signal processor  
and send result to DAC .

Microprocessor is CPU on-a-chip, means MP is used to realize computers.

→ Before MP arch. we discuss structure of general purpose computers :-



here it is, Top Level Structure of comp



Characteristics of .


Non Neumann Architecture, Classical comp-  
arch-

- Both data, instructions are stored in R/W Memory.
- The contents of R/W memory are accessed by location.
- Instructions are accessed and executed sequentially.



\* Intel 8085 (8-bit) NMOS μP.

\* Microprocessor Architecture (we replace CPU as per here)



- 40pin IC fabricated on a single LSI chip
- uses a single 45V<sub>dc</sub> supply.
- CLK speed is 3MHz
- CLK cycle is 320ns
- 80 basic instructions and 246 opcodes

Now what is inside CPU?

- we require a set of registers
- The function of CPU is to fetch inst. from memory and ~~drives~~ and temporarily store them in registers, and ALU require to perform certain operations and then Timing and control unit is responsible for coordinating and control the activities within the CPU and also control various memory devices and I/O devices.
- Now the CPU is inside the IC, but for its function it has to interact with memory and I/O devices and for that purpose it has ~~interface~~ interface section (set of pins)
- We have no of μP's for the last few decades but the basic functionality remain the same.

(6)

So once you have basic understanding of 1/4<sup>th</sup>  
then it's easy to learn for others -  
→ So, first we discuss 8085 (8-bit) jpp.  
→ Let us focus on diff. section of CPU! -

→ Register section: A register is set of FF's which is used to store inst, ~~and~~ data and the no. of FF is depends on what is the size of data, inst and size of address.

### Registers

#### General purpose

(These reg are not used to store particular type of info; ~~they can be~~ used to store data,

Address and as a consequence gen. purpose  
→ No of gen. purpose registers can be and the no. of bits in diff. reg., will decide its functionality.

→ Size (the no. of general purpose reg in particular jpp) will decide the size of program, that means to realize a particular task, how many reg are required.



- ~~that will~~ and also the execution time will be decided by general purpose registers.
- ease of prog: depends on no' of register and its type.
- These are used as 8-bit or 16-bit register's in pairs, we shall discuss it later on -

## ② Special purpose register


- Accumulator → used to store one of operands of an arithmetic or logical operation.
- Program Counter
- Status register
  - keep track of memory addresses of the instructions in a program locations while they are being executed.
    - address is generated by P.C.
    - will reflect outcome of instruction execution, means, whether there is an overflow, positive, negative, parity etc.
- Stack pointer - used to implement one very important data structure <sup>it may be familiar</sup> called stack, with data structure various applications. It is used for ~~store~~ whenever particularly, for interrupt handling, whenever we require subroutine call, stack is used to store information which we require after returning from interrupt or subroutine call.
- So in pup, stack is handled with SP register.
- ③ User accessible or not: See these registers are user accessible, means with help of soft./prog we can access them (write/read)
- Memory address register Not accessible but
- Data register <sup>as buffer</sup> perform useful functions
- Instruction register holds type of opcode of the inst. which temp register results from being decoded and executed.

(7)

## Registers organisation of 8085




- \* Interface section, is decided the technology as well as commercial aspects, for eg; the no. of pins is dependent on technology.
- Memory and I/O ~~pin~~ control lines: R/W, RD/RD, Ready/Wait, ALE, Status lines, address lines, data lines
  - CPU and BUS control pins: Reset, interrupt, bus request/bus grant lines
  - Utility lines: Power supply lines (Vcc, GND), clock lines, I/O lines



\* Timing and control unit | Coordinates and controls all internal devices / units (ALU, registers and external modules).

It is nothing but FSM.

- It controls data flow b/w CPU and peripherals
- It provides status, control and timing signals which are required for operation of memory and I/O devices
- Controls entire operation of I/O and peripheral connected to it




(8)

one 8-bit ADDRESS bus + 8-bit data bus form 16-bit address bus.

So.  $2^{16} = 65536 = 64K$ , where  $1K = 1024$   
 means  $2^{16}$  memory locations can be addressed  
 directly by 8085. Each memory location  
 contains 1 byte of data.

### Block diagram of 8085



- Reg are used by CPU for temp storage and manipulation of data and inst.
- data remain in regis. till they are sent to memory or I/O devices.

- 8085 is 8-bit microprocessor.
- data bus - 8-bit wide
- add. bus - 16-bit wide as memory address are of 16-bits.
- First of all 16-bit memory add. is transmitted by the processor, the 8 MSB's of the add. on the A-bus and 8-LSBs of the address on AD bus.

\*  $I/O/M$  ( $o/p$ ): It is a status signal which distinguishes whether the add. is for memory or  $I/O$ .

When high the add. on the add bus is for  $I/O$  device -

When low " " in memory.

\*  $S_0, S_1$  ( $o/p$ ): Sent by processor to distinguish various types of operation

$S_1$	$S_0$	
0	0	Halt
0	1	Write
1	0	Read
1	1	Fetch

\*  $RD$  ( $o/p$ ): It is a signal to control read operation. When it goes low for selected memory or  $I/O$  device to read.

\*  $WT$  ( $o/p$ ): To control write operation. When it goes low the data on the data bus is written into the selected memory or  $I/O$  location.

Ready: A slow peripheral may be connected to CPU through ready line. If 1, peripheral is ready if 0, CPU waits till it goes high.

\* Hold: indicates that another device is requesting for the use of addl data bus.

Having received the hold request, CPU relinquishes the use of buses as soon as the current machine cycle is completed.

Internal processing may continue. The processor regains the bus after the removal of Hold signal.

\* HLDA: - signal for Hold acknowledgement.

\* INTR: it has lowest priority.

When it goes high the PC does not increment its contents.

→ CPU suspends its normal sequence of instructions  
→ CPU acknowledges the interrupt signal and issues INTA signal.

RST 5.5, 6.5, 7.5, Trap: When an interrupt is

recognised the next instruction is fetched from a fixed location in the memory,

location from which next instruction is picked up

Trap:

RST 5.5

002C

6.5

0034

7.5

003C

These are restart traps. They cause an internal restart to be automatically inserted. Each of them has

programmable mask.

→ Trap has highest priority and non maskable.

- \* Reset in . If asserts the PC to zero, after
- \* Zeros the interrupt enable and HOLD flags.
- \* If assert only IR, the CPU is held in reset.
- \* X<sub>11X2</sub> . Secondary bus structure disable for operation.
- \* CLK(O/P) output for user, which can be used for external digital IC's.
- \* SID(O/P) line for serial I/O, the data on this line is loaded into the last of the accumulators.
- \* Lower PIM map. Is cascaded.
- \* S0D(O/P) :- This bit is for accumulation of the lower SLY map is cascaded on S0D line.
- \* VCC + 5 volt - supply -
- \* VLSI standard structure.

I/O TR (lower)

S.S

S.G

G.S T.L

I/O TR (higher)

## Intel 8085 instructions

- Computer receives data from user + processes data + sends the result back to the user.
- An inst is a command given to the comp. to perform a specified operation on given data.

like

- ① MOV R<sub>1</sub>, R<sub>2</sub>: The contents of reg. R<sub>2</sub> is moved to reg R<sub>1</sub>, MOV R<sub>1</sub>, A → (moves the content of reg. A to reg. R<sub>1</sub>)
- ② MVI R<sub>1</sub>, data : MVI R<sub>1</sub>, 05 → (moves 05 to Reg R<sub>1</sub>)
- ③ LDA addr : LDA 2400H → (moves content of memory location 2400H to the accumulator)

# opcode and operands:

→ The first part of inst which specifies the task to be performed by the comp is called opcode.  
→ 2nd part of inst is the data to be operated on,  
→ 2nd part of inst is the data to be operated on,  
it is called operand (may be 8-bit or 16-bit address, data, internal reg or a reg or memory location).

→ when operand is a register it is understood that the data is the content of the register.


\* Inst. Word size: 8085 <sup>inst. are classified</sup> has three types

- ① 1-byte inst
- ② 2-byte inst
- ③ 3-byte inst

① MOVA,B : 78 H is the opcode for MOV A,B.

The opcode 78 H is written in binary form

as



② ADDB: add contents of reg B to contents of acc.

→ 80H is the opcode for ADD B.

In this type of inst. it is assumed that the other operand is in the accumulator,  
- 80H in binary form → 10000000  
specify the operation to be performed  
ADD—

3-bits for reg B for 8085 pp

Two-byte inst. In this, the 1<sup>st</sup> byte of the inst is its opcode and 2nd byte is either data or address.

① MVI B, 05 : Move 05 to reg B.

$\begin{bmatrix} 06 \\ 05 \end{bmatrix}$  → data which is to be moved to reg B.  
→ opcode for MVI B,

② IN01 : Load data at port B.

\* 3-byte inst.

(i) LXi H, 2400H.

→ Load HL pair with 2400H

$\begin{bmatrix} 21 \\ 00 \\ 24 \end{bmatrix}$  → in the code form.

opcode for LXi H,

→ 8 LSBs of data(2400H)  
which is loaded into reg L,

→ &4 is 8, MSBs of data,  
which is loaded into reg H.

(ii) LDA 2500H ; get the content of the memory location 2500H into accumulate,

$\begin{bmatrix} 3A \\ 00 \\ 25 \end{bmatrix}$  → is the code form.  
opcode for LDA.      8 LSB's of the address of the mem. location (2500H)  
→ 8, MSB's of the address of memory location 2500H.

→ In this the data is content of memory location 2500H.  
→ 3-byte inst is stored in 3-consecutive memory locations.

\* Instruction cycle :- The necessary steps that CPU carries out to fetch an inst. and necessary data from the memory, and to execute it, constitute an IC.

$$IC = FC + EC.$$

In FC, a CPU fetches op code (machine code of an inst.) from the memory. The necessary steps which are carried out to fetch an op code from the memory, constitute a fetch cycle.



→ The necessary steps which are carried out to get data, if any, from the memory and to perform the specific operation specified in the inst. constitute an execute cycle.

\* ALU is brain of CPU, the timing & control unit is heart of system:-

### \* Timing and Control Unit :-

→ Coordinates and control the subsystems within CPU and outside the CPU (memory, I/O devices)

→ Control unit can be designed in two ways :-





How is clock generated in 8085?

\* Clock. It can be


→ Single phase:

→ Two-phase will have repetition of signal.



has two signal and

H-L  
L-H  
L-L } Three States





→ Under the cont. of the clk, the inst. are fetched from the main memory, one after the other and it is executed within the CPU.

# Instruction execution ( fetch inst from main memory, decode it and then executing it )

$$IC = FC + EC \rightarrow \begin{array}{l} \text{no. of cycle, will} \\ \downarrow \quad \text{depend on type of inst.} \\ \text{no. of cycle, taken by} \\ \text{is usually fixed.} \end{array}$$

→ fetch cycle  
 → execution cycle → ~~will be~~ <sup>is</sup> ~~available~~ <sup>in</sup> time, because for execution, you may have to fetch some operands from main memory, or you have to write some data which is generated after execution, into the memory, so execution cycle involves → Read cycle(s) / or more Write cycle(s)






- A slow memory may take more time  
 → In case of slow memory CPU has to wait till the memory sends the opcode.  
 → The idle cycle for which CPU waits is called wait cycle.

## \* execution operation!

opcode fetched from memory goes to the

data register (data / add-  
buffer)



decodes  
the  
inst-

After decoded, → execution begins

→ if the operand is in the general purpose reg,  
execution is immediately performed, and  
it takes only 1 clk cycle,


→ but if an inst contains data or operand  
address which are still in the memory, the  
CPU has to perform some read operations  
to get the desired data. After receiving data,

↓  
perform exec. op.

↓  
read cycle is similar to get data cycle.


For some inst write operation is performed  
In write cycle data are sent from the CPU to  
the memory or an off device.

Machine Cycle: An IC consists of several MC's.



- The opcode of an inst. is fetched in the 1<sup>st</sup> machine cycle of an IC.
- Most of single byte inst. require only one MC to fetch the opcode and execute the inst.
- Two or 3 byte inst. need more than one MC.
- Additional MC are needed to read data from or to write data into the memory or I/O devices.
- \* Timing diagram for opcode fetch cycle:
- In fetch cycle, the PIP fetches the opcode of an inst. from the memory.
-

## Timing diagram for opcode fetch operation.



During T<sub>3</sub>, the opcode is placed in SR, the memory is disabled when RD goes high during T<sub>3</sub>.

→ Fetch cycle is completed by T<sub>3</sub>.


→ Opcode is decoded in T<sub>4</sub>.

→ The CPU examines READY signal in T<sub>2</sub>, if it is high, the CPU enters into T<sub>3</sub> state, if it is low, the CPU inserts a wait state in between T<sub>2</sub> and T<sub>3</sub>.

(2)

If inst is 1-byte long, it takes 1 Machine cycle  
 → 2, 3-byte inst. takes more than one MC,  
 to read data or add from memory or I/O devices  
 or to write data into the memory or I/O devices


### \* Read and write cycle.



I/O Read : -  $\overline{IO/M} = 1$

$$S_0, S_1 = \\ 0, 1$$

- \* MPU is provided with various CPU and bus control signals and one MPU cont. signal is interrupt for example! Interrupt Signals.



Trap! if it comes from any ext. source, CPU will interrupt, means, it will start executing the inst it was executing or fetching the inst, it will complete its process and after that it will branch to a particular mem. location, that is  $0024H$ , it is fixed, whenever Trap occurs, PC will initialize ~~by this~~  $0024H$  and what will happen to the program it was executing, that PC value is stored in the stack, so this location  $0024$  is essentially the ~~location of the~~ <sup>address of the</sup> interrupt service subroutine, that mean ISS corresponding to trap will start from  $0024H$ , and

(3)

After this subroutine is over, the PC value from that subroutine and its contents will be initialized to recovered from stack and PC value will be initialized by that value. and this is how processor will respond.

- Other interrupts respond acc. to priority, which has highest priority.
- A program can disable all these interrupts by setting several flag bits by using DI instruction.
- All can be enable by EI inst.
- Interrupt can selectively enabled or disabled by using SIM instruction and mask bits.
- Whenever interrupt occurs, interrupt will be activated if EI and RI bits are activated.

# There are some more bus cont. signals - HOLD

HLD<sub>A</sub>

HOLD ← DMA request

HLDA → DMA grant (direct memory access is granted to the outside world).

All address lines are tri-stated,  
Data lines remain system  
cont. lines bus control will be  
handled by ext DMA controller

+ Reset response:

CPU is brought to a predefined state.

It initializes some I/O's, registers.

In 8085, when reset button is pressed, it clears PSR, STK,

- it resets the machine state flip flops
- machine cycle PF
- sets certain FF's <sup>like</sup>  $\rightarrow$  RST 7.5 mask bit 7  
                                RST 6.5 mask bit 6  
                                RST 5.5 mask bit 5