





# \* Modes of Data transfer




Interrupt driven mode: Start



\* DMA - mode of transfer:



I/O port:-





I/O ports chips  
↓  
programmable Non  
Preg.

- E/O port provide bus compatibility.
- Tri state buffer
- Data buffer
- Device selection logic
- Control register
- Handshaking signals, interrupt signals.




# # DMA controller

data transfer  
from fast I/O  
devices



through acc. is time consuming.  
for this direct memory access technique is required



for DMA data transfer, the I/O devices must have its own reg. to store byte count and memory add. It must also able to generate control signal required for DMA data transfer. Generally such facilities are not available with I/O devices, hence


prog. chip DMA controller have been developed by several manufacturers. for interfacing I/O devices to  $\mu p$  for DMA data transfer. 8257 or 8253

While programming the controller, the  $\mu p$  sends data for DMA add reg, byte count reg and mode set reg through these lines

In slave mode these lines are 3 pins

In master mode, carry 4 LSB's of 16-bit memory address

Carry mem. address generated by 8257




DMA request lines I/O send DMA request on these lines










- Initially, switches are in up position,
- So buses are connected from MP to sys memory and peripherals.
- To read a disk file we send a series of commands to the smart disk controller device, telling it to find and read the desired block of data from the disk.
- When the disk controller has the 1<sup>st</sup> byte of data from the disk block ready, it sends a DMA request DREQ, to DMA controller,
- then DMA controller → HRQ to MP → MP responds to this MP by floating its buses and sending out HLDA to the controller → When DMA cont. receives the HLDA signal, it will send out a control signal which throws the three bus switches down to their DMA position. It disconnects MP from buses and



- Initially, switches are in up position,
- So buses are connected from μP to sys memory and peripherals.
- To read a disk file we send a series of commands to the smart disk controller device, telling it to find and read the desired block of data from the disk.
- When the disk controller has the 1<sup>st</sup> byte of data from the disk block ready, it sends a DMA request  $DREQ$ , to DMA controller,
- then DMA controller →  $HRQ$  to μP → μP responds to this  $I/O$  by floating its buses and sending out  $HLDA$  to the controller → when DMA cont. receives the  $HLDA$  signal, it will send out a control signal which throws the three bus switches down to their DMA position. It disconnects μP from buses and



Connects DMA cont. to the buses.

→ When DMA cont. gets cont. of the buses, it sends out the mem. add. where 1st byte of data from the disk controller is to be written.

→ DMA cont. sends a DACKO, signal to disk controller, device to tell it to get ready to output the byte.

→ <sup>finally,</sup> DMA cont. asserts both  $\overline{MEMW}$  and  $\overline{IOR}$  lines on the control bus.

→  $\overline{MEMW}$  enables the addressed memory to accept data written to it.

→ asserting  $\overline{IOR}$  signal enables the disk controller to output the byte of data from disk on the data bus.

⇒ This data is transferred from disk controller to memory location without passing through the CPU or DMA controller.




\* for low rates of data transfer, such as from a keyboard to µp, a simple strobe transfer works well.

For higher speed it does not work, because there is no signal which tells the sending device when it is safe to send the next data byte.


To prevent this prob, a handshake data transfer scheme is used.

Single handshake  $\nabla$  0:  
data transfer from  $\nabla$  I/O to  $\nabla$   $\mu p$ .




Double handshake data transfer

for data transfer when more coordination is required b/w sending and receiving system




From a peripheral to  $\mu p$ .





To implement handshake data transfer,  $\overline{STB}$  and ACK signals can be produced as a port pin by instruction in the program. but this method usually uses too much time, so parallel port devices such as 8255A have been designed to automatically manage the handshake operation at proper times.

### 8255A. Par. Parallel port:



connected to address decoder circuit to select the device when it is addressed.



# Operational Modes And Initialization


Mode 0 When use a port for simple I/O or O/P without handshaking. Initialize that port in mode 0.

If both port A and B are initialized to mode 0, then two halves of port C can be used together as additional 8 bit port or as two 4 bit ports.

→ When used as O/P: port C can be set or reset by sending control word to control reg. address.


→ port C — can be initialized as I/P (1/2) or O/P (1/2)

## Mode 1





## Mode 2




to mode 2.

① only port A can be initialized

② In mode 2, port A can be used for bidirectional handshake data transfer, means data can be o/p or i/p on same eight lines.

## Control word format



Assignment -  
8255A handshake application examples