80486 Régister Deganisation General Purpose AxLAX ßΧ EBX CX ECX EDX 123 Ed FBD ESP. SEGMENT code segment SS stack sigment data segment Entra segment FS Instruction Pointer and Hag EID FLAGS EFLAGS · The 80486 has eight 32 - bit general purpose register which may be used as either 8 bit on 16 bit registers · A 32 - bit register known as entended register is supresented by the originater name with prefin & · The sin segment registers available are CS, SS, DS, ES, Fs and 45

· The CS and SS are the code and the stack segment

ouspectively while As, cs, fs, qs one 4 data

segment registers

1			The second second	
EEFLAG	Register	of	the 80486	
3	18			4

RESERVED AC VM RF O NT TOPL OF DF IF TE SE ZHOAF OPFICE

CF: Carry Flag

Af: Aunillary Carry

ZF: Zoro flag

SF: Lign flag

TF: Trap flag

16: Interrupt Enable

AC : Alignment Check

DF : Direct flag

OF: Over flow

IOPL: 1/0 Privilege level

"NT : Nested Task Flag

Rf: Resume Flag

VM: Virtual Mode

manty of the models

- · Carry flag is set to I when there is arithmetic carry or borrow has been generated
- · Auniliary flag is set when corry from lover nibble of the flag register is transferred to upper nibble.
- · zero flag is set when the result generated is zero
- · sign flag is set when the rosult is negative
- Trap flag permits operation of a processor in single step mode. If flag is available, debuggers can use it to step through the enecution of a computer program
- Interrupt flag décides if the microprocessor will handle the maskable hardwere interrupt.
- · Alignment check is set if a word or sloubleword is addressed on a nonword or non sloubleword boundary.
- Direction flag determines whether string processing instructions increment or decrement the 16 bit half-registers \$1 and \$1/00 or the 32 bit registers to \$1 and \$1/00

- · Everylow flag indicates an arithmetic overflow after an addition or subtraction
- · 10PL when set, causes the processor to generale our enception on all accesses to 110 devices during protected mode operation.
- · NT indicates that the current tash is nested within another-tash in protected mode operation.
- · RF allows the programmer to alisable debug enceptions so that the instruction can be restarted after a debug enception without immediately causing another debog enception.
- · VM allows the programmer to enable or disable virtual 8086 mode, which determines whether the processor tuns as an 8086 marchine.

Protected mode

When configured for the probeted mode operation, the 80486 provides an advanced softwar architecture that supports memory management, virtual addressing paging and multitasking. There are four new registers in the protected mode model

- · The Global Descriptor table Register (GDTR)
- · Interrupt Descriptor Table Register (10 TR)
- · local Descriptor table register(LDTR)

you have a left brings rappoint to graves

· Task Register LTR)

When the anterouse Vad hille

in professionals

Eglobal Descriptor Table Register

The contents of the GATR define a table in the 80486.


physical memory address space called Global Descriptor

Table, which is one important element in CPU memory

management system.

The GAT provides a mechanism for defining the characteristics of the global memory address space i.e storage locations in the global memory is accessible by any task that owns on the microprocessor.

System segment Descriptors identify the characteristics of the segments of the global memory.



Interrupt Descriptor Table Register.

Just like GDTR, the IDTR defines a table in the physical memory. The contents of the table are interrupt descriptors. The register and table provide the mechanism by which the microprocessor passes the brogram control to the interrupt and sencephion service routine.

advantable of the most of the contract of

Local Descriptor table Register LATE is also a part of the memory management. support mechanism. Each tash can have access to its over private descriptor table in addition. to the CPT. The private descriptor touble is collect up and defins a local memory address space for usi by the tash. The LAT holds segment descriptors that provide access to the codes and the data in segments of memory that are reserved for the current task. The contents of LATE donot directly define the local descriptor table. Instead it holds a selector that points to an LDT descriptor in the GDT. Whenever a selecter is boaded into the LATR, the corresponding description is apparently read from the global memory and loaded into the LAT cache within the processor. TASP Register This register. holds a 16 bit inden value called a selector. The initial selector must be booded into TR under software control. This starts the initial task After this is done, the selector is changed outomatically whenever the processor enecutes on instruction that berjams a task switch when a selector is loaded into the TR, the corresponding Tash State Cegment descriptor automatically gets read from the memory and loaded into the on-chip Task Descriptor cache.

when a selector is loaded into the TR, the corresponding Task State Segment descriptor automatically gets read from the memory and loaded the on-chip descriptor cache. This descriptor defines a block of memory called the task state segment. The TSS holds the information needed to initiate a tash, such as initial values for the user accessible registers.