Total no. of Pages: 1

Roll No.

### MID SEMESTER EXAMINATION MARCH 2015 VI SEMESTER B.E. (COE)

**COE-311: Microprocessors** 

Time: 1.30 Hrs.

Max. Marks: 20

Note: Attempt all Questions. Assume missing data suitably, if any.

- 1a. What are tri-state devices and why are they essential in a bu oriented system?
- b. what is difference between: (i) Program counter and address register, (ii) Accumulator and instruction register
- 2a. In Opcode Fetch cycle, what are the control and status asserted by 8085 to enable memory buffer?
- b. If the 8085 uP loads 87H and 79H, specify the conten accumulator and the status of S, Z, and CY fla
- 3a. Write down 8085 timing diagram for IN instr
- b. Assume that an uP has only two registers R1 and F and that only XOR Ri, Rj the instruction: equance to exchange the Using this XOR, find an instruction contents of the registers Ri and
- clear a block of 100 memory 4a. Following 8085 program is su posed bytes starting address 2000r

BSIZE H. START A, M H B INX LOOP JNZ HLT //DS define storage 2000H DS **END** 

Write an instruction sequence using the LXI and PCHL instructions Comment on its working.

in order to jump unconditionally to 2010H.

Total No. of pages: 1

Roll no.

BE(COE)

Fifth Semester

MID SEMESTER EXAMINATION, March 2015 COE 312: INFORMATION SYSEM AND DATA MANGEMENT

Time: 1:30Hrs

Max. Marks: 20

Note: Attempt all questions.

Assume missing data, if any, suitably.

- Q1. Consider a relation schema R (X, Y, Z, U, V) and set of functional dependencies F as :  $F = \{X \rightarrow YZ, ZU \rightarrow V, Y \rightarrow U, V \rightarrow X, Y \rightarrow V\}$ Answer the following questions:
  - [a] Find the candidate keys of R
  - [b] Is R in 3NF? If not, then decompose R in 3NF.
  - [c] Is the resulting decomposition in part [b] decomposition? Justify your answer?
- Q2. Describe the following terms, briefly
  - [a] Data abstraction
  - [b] Role of database administrator
  - [c] Referential integrity
  - [d] Superkey

(4)

- ion. Explain with the help Q3. Define the term specialization of suitable example.
- Q4. Consider the follow

mmission) salespersor

Produc

date, customer id, qty)

omer id, cname, address)

following queries using relational algebra and SQL

- Find the names of the salesmen who sold product X and Y on
  - Find the names of those customers who bought "COMPUTER" through salesperson named "JOHN"
- [c] Find the total quantity of products sold by each salesman.
- Q5. Define triggers. How is it different from function/procedure? (2)

#### **B.E. MID SEMESTER EXAMINATION MARCH, 2015**

BE(COE)

### COE-313 (VI th SEM ): OPERATING SYSTEMS

Time: 1.30 Hours

Max.Marks:20

Note: Assume suitable missing data, if any.

Q1. (a) What is an operating system?

- (b) Why an operating system is said to be a resource allocator and a control program?
- (c) What is a kernel?
- (d) How a microkernel differs from a kernel?
- (e) What is a shell?
- (f) What is a system call?
- (g) What is a real time operating system?
- (h) What are the advantages of an operating system that runs on different computer archit + .es?
- (i) Draw the block diagram of MS DOS.
- (j) Draw the block diagram of Unix.

10x0.51

Q2. A system uses the round robin algorithm for CPU scheduling and has six are asset of follows.

Process	Arrival time (ms)	CPU burst time (n
P1	0	4
P2	6	10
P3	7	
P4	9	8
P5	11	2
P6	15	10

Calculate the mean and the standard deviation of the wait g times of the processes if (a) time quantum = 8 ms and (b) time quantum = 2 ms. O.D. ss the real world implications of the results.

N.B.: mean, 
$$\bar{X} = \frac{1}{n} \sum_{i=1}^{n} x_i$$
 and standard to take

[2+2+1]

Q3. A c linic consists of a locate to the and a waiting room. There are n chairs in the waiting room. A patient enters the lating om, sits on a chair, and waits for the doctor to become free. If there is no vacant chair then to patient should wait for one to become vacant. There is only one doctor in the clinic. He calls wait at sitting in the waiting room to his chamber, examines him/her, and then dismisses im/her. This sequence of events is repeated for a long time. Write the pseudocode for the patients of doctor's processes using semaphores.

[5]

Q4. Write short on any two of the following topics with a suitable example:

ii) Monta

Moni v

[2.5, 2.5]

Total No. of Page(s): 01

Roll No.....

SIX SEMESTER

B.E. (ICE)

B.E. MID SEM. THEORY EXAM. (MARCH-2015)


COE/IC-314: CONTROL SYSTEMS - I

Time: 1:30 Hrs.

Max. Marks: 20

**Note:** Attempt ALL questions. All questions carry equal marks. Assume missing data if any.

Q1. A dynamic vibration observer is shown below. Find the transfer function  $\frac{Y_1(s)}{F(s)}$ .



- Q2. The open loop transfer function of a unity feedbrok system  $G(s) = \frac{K}{s(sT+1)}$  where K and T are positive construts. By what factor should, the amplifier gain K be reduced so that the peak overshoot of unit step response to the system is reduced from 75% to 25%.
- Q3. For a unity feedback system  $G = -\frac{10}{(s+8)}$  and f(t) = 2t, determine steady state error If h is desired to reduce this existing error by 5%, find net value of gain of the system.
- Q4. A two-phase AC serv motor has open loop transfer function  $G(s) = \frac{2.58}{0.25s^2}$ . Its hadden path gain is unity. Find  $\omega_n$  and  $\rho$ . If  $\rho$  is to be made critical using derivative control, determine the trace transtant of derivative control action.

Q5. Let 
$$G(s) = \int_{S(s)}^{K}$$

$$K = 20, \alpha = 4, \beta = 1$$

Find

 $S_K^G \rightarrow$ 

Sensitivity of open loop transfer function to parameter variation in K.

ii)  $S_K^T$  –

Sensitivity of closed loop transfer function to parameter variation in K.

Total No. of Pages: 1 B.E. (COE) 6<sup>th</sup> SEMESTER

Roll Number: .....
MID SEMESTER EXAMINATION, MARCH

COE - 315:- ADVANCED COMPUTER ARCHITECTURE

TIME: 1.5 HOURS

MAX. MARK

NOTE: Attempt all questions. Assume suitable missing data, if any, and specify it clearly.

## (For Section - III Students only)

Q. 1

[a] Explain briefly the convergence division method.

- [b] Describe briefly Amdahl's law for a fixed workload.
- [c] What is the basic difference between broadcast and multicast in a network?
- [d] Explain a crossbar switch network with an example.
- Q. 2 Explain the various techniques that help to smooth the pipeline flow, remove bottlenecks an memory access operations in the instruction pipeline design.
- Q. 3 Explain different dependencies present amongst instructions in a program and how do we reso, e them
- Q. 4 How do we perform fixed-point multiplication of 8-bit integers using a pipeline
- Q. 5 Give a description of the various shared-memory multiprocessor models.

# (For Section - I & II Students of )

- Q. 1 Ideally, a processor with an N-stage pipeline would execute with sloc. From hey N times faster than pipelined processor. Give two reasons why the clock frequency of a really belined processor would b than N.
- Q. 2 Explain the effect of following modifications on the arm on the common of the processor perform equation: (a) incorporating a Branch Predictor in a processor (b) making a scalar processor superscalar.
- Q. 3 Instruction Scheduling, whether static or dyname receives pendencies between instructions, increpossible instruction level parallelism. Justify
- Q. 4 Briefly explain the reasons that caused multi-rocessor, become common on the desktop / laptop.
- Q. 5 For the following code segment, which projects. The perform better for B1 branch: Static Predictor or Dynamic Predictor? for (i=0; i<1 0); i+1
- Q. 6 In a 3-stage pipelined processor, 3 stage is used in clock cycle 1, 6, 8; S2 stage is used in clock cycles S3 stage is used in clock cycles 3, 7. Prove the lower bound and upper bound on the MAL for processor.
- Q. 7 Consider the following two drights for alleviating the effect of branches: (a) First design defines a big with two delay shall be done not use branch prediction. Compile-time code scheduling is used to find delay slots with useful in a retions where possible. Suppose for 30% of the branch instructions, the compact can fill both ranch dright slots and for 60% of the instructions, only one delay slot can be filled. (b) Se design employ branch prediction and does not use delay slots. The mis-prediction penalty is 3 cycles. prediction accuracy is required in the second design to achieve the same performance as the first design?
- Q. 8 pipe ned processor has a clock rate of 1.25 GHz. It is used to run a program in which branches conspicing the dynamic instruction count and 80% of all the branches are taken. The customer who run provides that the processor must deliver a throughput of 1 million instructions per millisecond. Processor uses a 2-bit branch predictor with a branch target buffer (BTB) accessed in the IF stage of pipeline. Branches which are incorrectly predicted, there is a penalty of 2 cycles. Calculate the minimum processor accuracy required to satisfy the throughput demand.

