


Scanned by CamScanner

It has two writs! EU & BIU. EU senecutes bust. for the phocesson. At consists of ALU, which performs the Ash operations regimed of any program. -> Consists of GPRS, their can be addlessed either as 8 bit or 16 bit ley. - 3DXUSE in opening and distination met. AH Ace high other 3CA- CX use as offset storage to four phy odd.

BIV > 9+ has segment regastes used to address memory space (either ROM or RAM or Ip) -> Also has [] coldress Compute engine Connects the logical address that is held by the segment Register into a play address - (first is enpased into outside mored). - Inst. guene (Internal memory holds the and grave. These units will access to the outside mould either by add or dater bus or I/o ports. > BIU handles all the data and address on the bused for the EU. This operations includes inst. fetching, reading and uniting operands of for memory and Calculating the addresses of the memory operands

a moment bout location addie. this is used to hald be consequented to the inet quoine. > Why required? Because EV of processor is much fastes them phois peripheral dences (like memory ROM or RAM). Because now aday processor becomes faster). - The inst queue parity to store in advance specific histructions that would be enecuted in the future. " Yhis whole concept is Called pipelining: " pipelining is a fectinique Wherein the bus interface unt pre-fet ches histercha for the EV to see. In case of 8086 upto sin urst are pre-fet cired." It helps I'V to perform at optimum speed. and only when jump must has to enecute pipe needs to be refreshed other it will be fillet in normal sequence of inst. Now Regnent Registers! [ES, CS, SS, DS, IP. Each IR & 16-bit long and has 2 or 64 KB add. -> They are used to perform specific operations I different hunds of SR's are used to colonlary the address within the IMB memory space. CS Code Seg. seg. use for addressing men location (Stack Seg. Leg. use addressing stack Segment of manny. ES entra seg reg use data seg. of memory.

During addressing in a memory banklocation add. calan seg add + affect add. in two parts FFFFF Hex End of CS! 2233f +1. Phy. 7988 H > Phy. Hemay location mem' 1MB Startof.code a egment: 12340 H Gomputing English it is shifting, 8 bety Suppose CS points to Hocalacte in stegle the phy add of the CS: 12340 IP: 056 78 phy. add .: 17988 Thus, two 16 bit Seg are used to calculate one 20 bit physical add which is off to As to A19 (20 lait long). 4489FH CS base 348AH 348ADH ZFFFFH PS 20000H Physical address



Modes of operation

Mini Mode

- De Single processor mode, no additional processor cembe connected
- 3 8086 presponsible for generaling all control segnals for mem-lænd I/o.
- 3) used to design sy with in simple app
- I più 30 II to enable min mack-

May Mode-

- O Multi processor mode: add-process can be connected eg 8087 connected eg 8087 auth-co-processor.
- Responsible for generally all control signals for men. and I/o-
 - (3) need for confler and large applications
 - (4) Più 3020 averlib max mode.

8086 flag reg: 0 > if result is > than destination log.

9: if result - ne, flag is set, characted by MSB.

2: if previous is grother flag is set.

P. if lower byte of result contain even no. of 1/s

this flag is set.

CX: if carry produce in MSB this flag is set.

T. if process in single step ensention made this flay is

set

I if Maskable inter detect by CPU, this flag is set.

D. this flag is 0 steing is process in auto increment made.

and I in auto decrement made.

wed to Every control PIN DIAGRAM (1978) fust 16-bit pp. Add bus - 3 20 bet Data bus - 96 9 tells sumich seg 0 -> ES ment 38 A16/337 0->15 Juse 1-05 Juse 8086 36 >A18/55. (IF) contain If value 35-7419 1863 > Reserve for Juliure purpose, by default diagran34- STE/ST x used for recid operation 33 MN/MX Man made. HOLD 3 IM DMA 80 (16T/ HLDA) 29 Noch (DT/R) and regardent 28 \$ 32 14 DEN dates 1 > address NMIDIT Maskalle E INTR - 18 Syncion (5,8,10) Clk. 19 Ready [10 men south ack of through this pin, if = 1 Eation (MHZ peripheral is sea for data proprie bus then min mode B, MN/MX >GND > MAY MN/MX > VCC -> Min dal-tre

9+ is used to emplifedate outo My half of data bus by -Ds whole upper 'Lodd bank) louis (even bank) Idle o no operation 1 Let byle of opcode than queue empty the queue 1 TO AR Subsequent byte from inte ack Read data from I/o port Wite dates listo Ho port Halt opcode jetch Mem Read Meni with Passing State/None * Lock ; activilou signal' when o sall'intepliare In multi processor sys. no hold sequest all other processors are informed is granted by this signal that they should not ask the CV fee Elinquishling the buy control.

