

8086

①

* How define processor? → 8 bit / 16 bit / 32 bit
Sol ① in terms of bits

② How many bits does the reg. of a processor have?

16-bit pro. (8086)

→ has 16 data lines

→ all internal registers are 16 bit long

① CS → holds inst codes of a program
② DS → hold data, variable and constants
③ SS: addresses and data of subroutines

also hold contents of reg or ML's given in push inst.

ES: holds the destination addresses of some data of certain string inst.


32-bit processor.

→ All int reg. are 32 bit long

→ Has 32 bit data bus

8086 has 16 bit data bus and a 20 bit add. bus

It can address $2^{20} = 1MB$ unique memory.



It has two units: EU & BIU.

EU → executes inst. for the processor.

→ It consists of ALU, which performs the A&L operations required of any program.

→ Consists of GPRs, that can be addressed either as 8-bit or 16-bit reg. → BX use in operands and destination inst.

→ 8-bit → AL
 AH

Acc. low
Acc. high

for all
others
same.

→ BX - use as offset storage to form phy. add.
→ CX - CX use as default counter in string and loop inst.

BIU → It has segment registers used to address memory space (either ROM or RAM or I/O).

→ Also has Σ address compute engine converts the logical address that is held by the segment registers into a phy. address - (that is exposed into outside world).

→ Inst. queue (Internal memory holds the inst. queue).

→ These units will access to the outside world either by add or data bus or I/O ports.

→ BIU handles all the data and address on the buses for the EU.

→ Bus operations includes inst. fetching, reading and writing operands for memory and calculating the addresses of the memory operands.

- ①
- Just are transferred to the inst queue. this is used to hold 6 consecutive insts.
- ②
- Why required? Because EU of processor is much faster than their peripheral devices (like memory ROM or RAM). Because nowadays processor becomes faster).
- "The inst queue permits to store in advance specific instructions that would be executed in the future." This whole concept is called "pipelining". Pipelining is a technique wherein the bus interface unit pre-fetches instructions for the EU to use. In case of 8086 upto 5 inst are pre-fetched.
- It helps EU to perform at optimum speed. and only when jump inst has to execute pipe needs to be refreshed other it will be filled in normal sequence of inst.


Now segment registers: $\{ES, CS, SS, DS\}$, IP .

Each SR is 16-bit long and has 2^{16} or 64KB add. res.

- They are used to perform specific operations
- different kinds of SR's are used to calculate the addresses within the 1MB memory space.

CS	Code seg. reg. use for addressing mem. location
SS	Stack seg. reg. use addressing stack segment of memory.
DS	data seg. reg. use data seg. of memory.
ES	extra seg. reg. also use data of memory.

During addressing in a memory bank location add. calcn
in two parts : seg add + offset add.




The IP = 5678H

CS : 12340


IP : 05678

Phy. add: 179B8H

Thus, two 16-bit reg. are used to calculate one 20-bit physical add which is offset to A0 to A19 (20 bit long).



③



* EU consists of GP Register's:

- AL → AX - Accumulator
- BH
- CH
- DH
- CL
- DL
- SP
- BP
- SI
- DI
- IP

Pointers and Index reg contain offset with a particular segment

SP, BP, SI, DI, IP contain offset

BP use for store offset of source data in data segment

SI use for store offset of destination data in DS.

used in divide & multiplication operations

Memory pointers in DS end? other addressing modes

Counter reg. used in loop inst

→ Index reg: SI and DI are used primarily in string operations.

→ Pointer reg: BP → points to data within the SS, where the data is.

SP → points to a specific mem. location within the SS.

→ Flag reg: Shows cond. & changes due to execution of instructions.



Modes of operation

Mini Mode

- ① Simple processor mode.
no additional processor can be connected
- ② 8086 responsible for generating all control signals for mem. and I/O.
- ③ used to design sys. used in simple app.
- ④ $\text{pin } 30 \pm 1$ to enable min mode.

Max Mode


- ① Multiprocessor mode.
add. process can be connected eg 8087 with co-processor.
- ② Ext. bus controller responsible for generating all control signals for mem. and I/O.
- ③ used for complex and large applications.
- ④ $\text{pin } 30 = 0$ enables max mode.

8086 Flag reg: 0 \rightarrow if result is $>$ than destination reg.

- S. if result -ve, flag is set, denoted by MSB.
- Z. if prev inst is zero this flag is set.
- P. if lower byte of result contain even no. of 1's this flag is set.
- CF. if carry produced in MSB this flag is set.
- TF. if process in single step execution mode, this flag is set.
- IF. if Maskable inter detect by CPU, this flag is set.
- DF. this flag is 0 string is process in auto increment mode, and 1 in auto decrement mode.

PIN DIAGRAM (1978) Intel 8086

Add bus → 20 bit
Data bus → 16



→ if 1 mp connected with EIO, memory connected with sys. bus then min. mode

→ MN/MX → GND → MAX
MN/MX → VCC → MIN

①

\overline{BHE}	S_7	(It is used to enable data onto M half of data bus D_{15})
0	0	Whole
0	1	Upper (odd bank)
1	0	Lower (even bank)
1	1	Idle

* ~~RD~~

Q_{S0}	Q_{S1}	
0	0	no operation
0	1	1st byte of opcode from queue
1	0	empty the queue
1	1	Subsequent byte from queue.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	
0	0	0	intr ack
0	0	1	Read data from I/O port
0	1	0	Write data into I/O port
0	1	1	halt
1	0	0	opcode fetch
1	0	1	Mem. Read
1	1	0	Mem. write
1	1	1	Passive state / None

* Lock : active low signal when 0 \rightarrow all intpls are masked

In multi processor sys. All other processors are informed by this signal that they should not ask the CPU for relinquishing the bus control. \rightarrow no hold request is granted.

(2)

* $\overline{RQ} / \overline{GT}_1$, $\overline{RQ} / \overline{GT}_0$ (bidirectional)
Local bus Priority control signal.

- Other processors ask the CPU through these lines to release the local bus.
- $\overline{RQ} / \overline{GT}_0$ has higher priority than $\overline{RQ} / \overline{GT}_1$
- In max. mode of operation signals \overline{WR} , ALE , \overline{DEN} , DT/\overline{R} are not available directly from processor.
- These signals are available from the controller 8288 (bus controller).