Time: 3:00 Hrs.

Max. Marks: 70

Note: Q.-1 is compulsory. Attempt any four from the rest. Assuming any missing data. Attempt all parts of a question at the same place and start each question form a new page.

1. [a] Draw the flag register of 8085 and give the function various flags.

[b] At what stage in the machine cycle is the READY sign by the processor?

[c] What is the function of RESETIN signal in 808

[d] Explain the instruction PCHL. Give the nur per of bytes, T-states, machine cycles and addressing modes of NTHL. Also mention the names of the machine cycles involve ...

[e] What is the function of ADSTB in DML cont olle

[f] How is the RS232C serial bus interpreted the TTL logic device?


[g] A TTL compatible clock signal forced lency 3MHz and 30% duty cycle is connected to X1 input placer 8085. What is the system clock frequency and dut cycle of CLKOUT signal pin of 8085?

2. [a] A system requires .6 AB EPROM, 16 KB RAM, two 8255, one 8251 and one 825. Fraw the interface diagram. Allocate addresses to at the devices. The peripheral ICs should be I/O mapped and Malack addressing is permissible. [10]

[b] Write a rogram to find the number of negative, zero and positive hun be's from an array of 10 signal byte numbers. Store the elected negative, positive and zero numbers in three different crays. [4]

lain the format of the SIM and RIM instruction. Assume the 8085 returns to the main program after servicing RST6.5. It should be clear that while one interrupt is being serviced all other interrupts are disabled. Write a subroutine check whether RST5.5 interrupt is pending. If it is pending, then the program should enable RST5.5 without affecting any other interrupts. Otherwise the program should enable all the interrupts and return to the main program.

[c] Fig.-1 shows the handshaking of ADC 0801 with 8085 for conversion of analog data into digital data. It is given that the start of conversion of ADC is given on WR pin (pin no.3). Write a main program and subroutine to read the converted data and store in a mem location INDATA.



a] Initialize 8251A in 8085 system with following specifications:

Asynchronous mode X16 7 bit character length odd parity 2 stop bits

ASCII data is being received on an asynchrono s serial with using 8251A. Write a program to do the following

- i) Do nothing till four characters received match the sword that is stored in locations 2100-210. Following the password, a message of four bytes of listals received which ends at either a "." or a "\$".
- ii) If message ends at "." then do the folkering
 - (a) Store the message in RAT at the mem location starting with BOSS.
 - (b) Transmit "SIR" on the send tak.

- iii) If message ends at "\$", then do the following
 - (a) Store the message in RAM at mem lo aux s 2100-2103.
 - (b) Transmit "ALT" on the link. The hex codes for the ASCII on the link.
 "." 2EH "S" 53H "R" 2H "L" 4CH
 "\$" 24H "I" 49H "A" 41N "T" 54H
- [b] Draw and explain how an ext mal fatch is used to demultiplex the address and data bus in 302 [4]
- 5. [a] Interface an 8254 to 80 i. The address of the Control Register should be 5FH. Stack with the 8254 is interfaced as I/O mapped or Mem ty Map ad I/O device. Using a clock of 2MHz, write the set of instructions to generate an interrupt once after 1 sec. Also draw in the ace diagram.
 - [b] Explain to initial ation command words of 8259A. Discuss the sequence of eye its that occur when one or more interrupt red lest lims (1.79 to 1R7) in an 8259A go high.[3+3]
- 6. [1] by we complete schematic diagram showing the decode logic sequence to interface 8 push button keys and a common anode 7-segment LED to the 8085 using 8255. Write a subroutine programs to read the valid key press and store the corresponding key code in a mem location, and also to display he same on the seven segment LED.
 - Write a subroutine with three loops nested one inside the other. How much time delay does it produce if the clock frequency of 8085 is 2.5 MHz?
 - [c] Reset all flags without performing any arithmetic or logic operation. [2]
- 7. [a] Draw the complete timing diagram of RSTn instruction. [4]
- [b] Explain the mode-2 operation of 8255. [4]
- [c] Explain the auto load option of DMAC 8257. [2]
- [d] Write initialization instructions for DMA controller to initialize CH3 to transfer 4K bytes of data from floppy disk to system memory. Specify which control signals will be generated and the mode operation of DMA.

 [4]

----X----

End SEMESTER EXAMNATION May, 2013 COE -312: Information System and Data Management

Time: 3.00 Hrs

Max. Marks: 70

Note: Attempt any five questions.

All questions carry equal marks.

Assume missing data suitably, if any.

Q1a. Consider the following set of functional dependencies:

 $F = \{A \rightarrow C, B \rightarrow AG, CD \rightarrow BE, E \rightarrow F, F \rightarrow D\}$

Prove that the functional dependency BF → ADG exists in the closure of F.

b. Consider a relational schema R = (ABCDEFGH and of functional dependencies F as given below:

 $F = \{AF \rightarrow B, AF \rightarrow E, AH \rightarrow GC, AHF \rightarrow CC, B \rightarrow DE, H \rightarrow G\}$

Compute a minimal cover of F.

c. Differentiate between 3NF and BCAT.

(6)

(4)

Q2a. Differentiate between the following with he help of examples

- i. Aggregation and Ternal, relation hip
- ii. Primary Key and sup Ke
- iii. Composite and natival ed attributes

b What do you make the insertion anomaly? Give example (2)

b. What do you may be insertion anomaly? Give example. (2)

Q3a. Explain the views. Illustrate with the help of example. Discuss briefly materialize views.

(5)

b. Discuss various states of a transaction. Differentiate between strict, rigorous and case vative 2PL protocol.

Discuss in detail Time stamp based concurrency control protocol. (8) itically examine the Time Stamp based protocol in view of deadlocks, serializability and starvation. (6)

Consider the following relational schema:

Sales (OrderID, OrderDate, OrderPrice, OrderQuantity, CustomerName)
Products(Product id, OrderId, Manufacture_Date, Raw_Material, Vendor_id)
vendor_info(Vendor_id, Vendor_name)
Vendor(Raw_Material, Vendor_id)

Answer the following queries in SQL and relational algebra: Display total no. of orders placed in each year. ii) Display all those customers who are ordering products of milk by iii) Display total no. of food items made from Bread, ordered ev Display name of those vendors whose products sale per ye iv) more than Rs. 200,000. Delete those vendors from the database, who have no V) product in last two years. b. Define triggers? Give an example of Row level trigge (10)(4)O6a. Define various kinds of failure? What do you mean by Log? Discuss Log (3) ery techniques to recover form concurrently executing transactions What do you mean by blocking factor C. Sow des it affect the storage capacity in sequential storage devices? (4) Write short notes on any two o the f Q7. Fourth and Fish n Dependency ares b. rving and lossless join decomposition. Indexed sequential lie organization. (7X2)

Note:

- Attempt any five Questions. All questions carry equal marks.
- Assume missing data suitably, if any.

		- moonton	Discuss. Find if the following system is in safe states Max Available	TIM
	DO	ABCD	ABCD ABCD	
	PO	0012	0 0 1 2 1 5 2	•
	P1	1000	1750	
	P2		2 3 5 6	
	P3	0632.	0 6 5 2	
	P4	0 0 1 4	0656	9
b.	What are various system threats? Discuss.			5
2a.	Expla	in various methods	of hardware protections.	6
b.			block and explain Cluswithin, between processes.	8
3a.	Differ	entiate between use	er level and ke wa level threads.	6
b.	Fragm	entation on a stonation. Typical disk	brage de research be eliminated by recompaction of device do no have relocation or base registers (such as transcription), so how can we relocate files? Given the cation of files are often avoided.	as are
	-	iba different types	or indexed allocation of memory in a file system.	4

b. Assume that the disk an perform a seek to an adjacent cylinder in 1 millisecond, and a full-stroke seek over II 5000 cylinders (numbered as 0 to 4999) in 18 millisecond. Assume that the directise currently serving a request at cylinder 143, and previous request was at cylinder 25. The queue of pending requests, in FIFO order, is 86, 1470, 913, 1774, 948, 1509, 1022, 1750, 130. Answer the following:

a ulate the total seek time for C-LOOK and SSTF methods. the ercentage speedup is the time saved divided by the original time. What is the rcentage speed up of the C-SCAN over FCFS?



5a. Discuss the critical section problem in detail. Write the algorithm for the Dining b. When a file is opened concurrently by several processes, should each process const separate file control block of its own to connect to the shared file, or should the it wolk processes share a single file control block? Discuss the relative merits of each approand propose a strategy that seems fit for managing the sharing of files. 6a. What does file structuring mean? Some operating systems design a file sy structured but limit the depth of the tree to some small number of does this limit have on users? What are the advantages of this type of structuring? How does this simplify file system design, if it does at all? b. What are differences between capability lists and access lists or system protection? 7a. A password may become known to other users of ways. Is there a simple method for detecting that such an event has o cur ed? Explain your answer. b. Discuss resource allocation graph. c. Discuss memory management using segment tion hardware.

S_XTH SEMESTER

B.E. (COE)


B.E. END SEM. THEORY EXAM. (May-June 2013)
COE-314: CONTROL ENGINEERING

Time: 3:00 Hrs.

Max. Marks: 70


Note: Answer any five questions. Any missing data can be assumed. All questions carry equal marks.

1. [a] Mechanical system is shown in figure below. Obtain transfer function connecting the displacement of mass M_2 and the applied force f(t).




[b] Discuss the working of an A.C. serve notor. Also find out its mathematical modeling.

2. [a] Determine the ratio of C, 2, C/D and the total output for the system whose black lian at is shown below.



[b] Obtain the overall transfer function C/R from the signal flow shown below.



$$2s^5 + 2s^4 + 5s^3 + 5s^2 + 3s + 5 = 0$$

Use Routh criterion to determine stability.

[b] How feedback affects the sensitivity and dynamics of a control system? Explain.

4. Sketch Bode plot and find the acceleration error constant and the gain crossover frequency. The transfer function of the system is given as

$$G(s) = \frac{4(s+5)(s+10)}{s^2(s+20)}$$

5. [a] The transfer function of a system is given below

$$G(s)H(s) = \frac{10(s+3)}{s(s-1)}$$

Draw the complete Nyquist plot and then stability of the closed loop system. **[b]** Discuss constant M-N circles.

6. The open loop transfer function of a system is
$$G(s)H(s) = \frac{K}{S(s+2)(s^2+4s+20)}$$

Draw the root locus for $0 \le 1 \le \infty$. Identify the following:

- [a] Breakaway points and the value of K at these points.
- [b] Critical value of K and the oscillation frequency.

 [c] The angle of departure and the angle of arrival if any.
- [d] Fin the closed loop system poles for K=3000 and also s. d loop transfer function.

[e] Is the system stable for this value of K?

Vrite short notes on any two of the following:

- Transportation lag
- Time response specifications of a second order system
- [c] P, PI and PID controls
- [d] Nichol's chart.



COE- 315

Advanced Computer Architecture

Time: 3 Hrs.

Note: Question 1 is compulsory. Attempt any 5 from the remaining. Attempt all parts of each question together. Assume suitable missing data, if any and specify it clearly.

Question 1

 $[2 \times 10 = 20]$

(i) Explain the relationship between grain size and communication latency.

(ii) What are different kinds of data dependencies? For each of them, illustrate one compiler / hardware driven technique to remove it.

(iii) Compare a hypercube static network with a Binary tree in terms of various network parameters

(iv) Write down the major advantages and disadvantages of VLIW processors.

Illustrate with an application, the speedup of Guftanson's scalability law. (v)

Write down two concrete iteration vectors that cause a true dependence in statement S1 in LoopNest (vi)

```
LoopNest (For Q 1.vi)
for (i=1; i<=N; i++) {
    for (j=1; j<=M; j++) {
        for (k=1; k<=L; k++) {
           A[i+3, j-1, k] = A[i, j+1, k+1] + 7; // S1
```

sistors whereas superpipelined Comment on the statement: Superscalar processors re (vii)

it a purely hardware solution? Justify your processors require faster transistors. How does "Delayed Branch" reduce the branch (viii)

ormance? What is the possible disadvantage of Why does loop unrolling may increase th (ix)

nay not follow the program order in a TSO weak this technique? Explain how the memory order [3+4+3=10](x)

Question 2

consistency model? sequence for a 3-stage pipeline in which 1, 3 and 6 are the

(b) Design an algorithm to fit the maximum of n numbers in O(log n) time using O(n) processors on an

ctive and speculative execution. EREW-PRAM P (c) Differentiate etween

92

[4+6=10]

Question 3

Network connects eight processors numbered P0, P1, ... P7 to eight independent modules numbered M0, M1, . . . M7. Draw the network. Highlight the following connections e network: P0 \rightarrow M2, P4 \rightarrow M4, P6 \rightarrow M3. Can these accesses be performed concurrently or

whether the following loops vectorizable / parallelizable? If the code fragment is vectorizable / (i) for (i=1; i<n; i++)

whether the variable whether the variable whether the variable, show how.

(i) for
$$(i = 0; i < 64; i++)$$

$$\begin{cases}
a[i] = b[i] + c[i]; \\
d[i] = a[i] - e[i];
\end{cases}$$

(ii) for
$$(i = 0; i < 64; i++)$$
 (i) for $(i = 0; i < 64; i++)$ $\{i = a[i] = b[i] + c[i]; c[i+1] = e[i] - g[i]; \}$

(i) for
$$(i=1; A:n, A:n)$$

{ for $(j=0; j < n; j++)$
 $A[i][j] = A[i-1][j];$
}

(a) A symmetric shared memory multiprocessor has four processors (P0 through P3), each with a directmapped write-back data cache supporting Snoopy Cache Coherence Protocol. Each cache has 8 blocks and each block is 8 bytes long. All cache blocks in all caches have state Invalid before the following instructions are executed:

```
Inst a executed by P2:
                               SD R2, 0x10 ; Mem[0x10] \leftarrow R2
Inst b executed by P1:
                               LD R2, 0x88; R2 \leftarrow Mem[0x88]
Inst c executed by P3:
                               SD R3, 0x12 ; Mem[0x12] \leftarrow R3
Inst d executed by P3:
                                SD R8, 0x0A ; Mem[0x0A] \leftarrow R8
Inst e executed by P0:
                               LD R2, 0x28; R2 \leftarrow Mem[0x28]
```

Determine the block number in various caches that are affected after each of the above in truck completed. What will be the TAG field and state of those cache blocks?

(b) Show the resulting code after applying the Software Pipelining technique on the following lo source code level itself (i.e. do not change the code to assembly level). Assume that each operation three clock cycles.

```
for (i=1000, i >= 1, i--)
        t = x[i];
        g = t + 10;
        x[i] = g;
```

Question 5

[4+6=10]

ally executable portion of code. (a) An application running on 10 processors spends 3% of its same amount of speedup using Compute the Scaled speedup of this application. Do Amdahl's law also? Show your analysis in support of

Clearly, explain various steps of (b) Draw the structure of a Batcher's 4 x 4 Odd- Even drawn structure. Choosing an appropriate the algorithm that are implemented in various Also, explain the construction of an 8-input input illustrate the working of this Mergin, Sorting System using the repetitive use of

OR (for part b)

on a pipelined mesh architecture. Relate the size of the Develop an algorithm for matrix multiplication omplexity of the algorithm by taking into account the matrices with the mesh dimensi me. Illustrate the progress of the matrix computations computation time as well on the mesh architectu

Question 6

[4+6=10]

ant of a program, CT is the clock cycle time of the processor and CPI is (a) Say IC is the total instru the processor. How will you find the CPU time needed to execute the the cycles per in owing techniques affect the three parameters: CISC / RISC ISA, Pipelining, program? How o ion Technology, Compiler Optimizations, Multi-level Memory, Branch Improveme Predictor?

graph of the 16 instruction nodes mentioned below. How many steps are needed if (b) Draw the p mum amount of available parallelism is exploited? Now, assume a three-issue superscalar sor that can issue one memory-access instruction, one add/subtract instruction, and one multiply on per cycle. Find the minimum number of steps needed to issue these 16 instructions.

ADRI, A OAD R2, B

MUL R3, R1, R2

LOAD R4, D

5) MUL R5, R1, R4 6) ADD R6, R3, R5

7) STORE X, R6 8) LOAD R7, C

9) MUL R8, R7, R4 10) LOAD R9, E

12) STORE Y, R10

14) STORE U, R11 11) Add R10, R8, R9 15) SUB R12, R6, R10 16) STORE V, R12

13) ADD R11, R6, R10

[4+4+2=10]

(a) Explain with an illustrative example whether a 1-bit or 2-bits branch history would perform better in

predicting the direction of a branch that changes its direction every two executions? (b) Compare the complexity of prefix computations on a PRAM model and on a linear array.

(c) Illustrate the loop coalescing technique.