



Interfacing:

①



I/O from M/M.

store 1-bit



If we want to connect M to PEP.

$$2^n = N \quad (\text{We are taking } 8 \text{ bit/1 byte})$$

in each M.L.

$$\text{If } n=16 \cdot 2^{16} = 2^6 \times 2^{10} = 64 \times 1KB$$


no. of address lines

$$2^{10} = 1KB$$

$$2^{20} = 1MB$$

$$2^{30} = 1GB$$

$$2^{40} = 1TB$$



in 8085, higher order

add, bus is used as
data bus ..

① Address lines - depends on mem. location.

② data lines - depends on no. of bits / m.L. in each.

③ CS / OE

④ RD / WR \rightarrow RAM

RD

WR

* Representation of M/M chip -

$m \times n$



No. of m.L

$$2^h = N = m$$

$$2^{10} = 1024$$

mem. size (m)


n = No. of bits in each m.L.

size of
mem.

256×8 $m \times n$
no. of
bits in
each m.L

$$2^8 = 256$$

$$n = 8$$



e.g. find the length of add and data.

2048×512 ✓ 512 bits stored in each m.L.

So, 512 data lines.

$$2^n = 2048$$

$$2^10 \times 2^10 = 1024 \times 2^10 = 2048$$

bit of add lines = 11


(1) 1024×1024 no. of data lines = 1024

2^{10} 2^{10} no. of control lines


Calculating No. of chips required to design a memory?

$$N_{\text{chips}} = \frac{\text{M/M to be designed}}{\text{No. of add lines}}$$


Find no. of 256×8 ROM chip required to design ~~8KB~~ of m/m. (a) 4. (b) 16. (c) 32.



Eg 512×8 chip - design 1 KB m/m,



Eg 256×8 , design 256 B m/m., how many chip




Q. find no. of 1024×2 mem. chips required
design 16 KB

$$\text{No. of chips} = \frac{16 \times 2^{10} \times 8}{2^10 \times 8}$$

$\Rightarrow 64$ chips

* Incompatibilities in m/m interfacing



* Signal generated by CPU and memories are required by not same, so incompatibilities occur —

(1) bus incompatibility : — particular processor bus is not comp. with ^{bus of diff.} memory devices

e.g. In 8085, TDM is done to form Add / data bus. generates add on same line then use same line

to do this multiplexing, for data TX/RX.


You require a latch which interface add / data lines in multiplexed form to M/M.

* Removed bus using tristate buffers - 74LS373 or 8289

CPV is grounded with elec parameter
(not current)

* Electrical incompatibilities, when CPV is driving

a large no. of chips, it may not be driving all the chips simultaneously, so this is overcome by instead using bus drivers.



Tristate bidirectional bus driver, Active High/low enable line

74LS244 (unidirectional) tristate buffer


Why tristate required?

When CPV connected with DMA or I/O port, to perform high speed data transfer

it relinquishes system bus, so it tristates the busses.

* Time / Speed incompatibility


74LS245
(bidirectional tri-state buffer)



bidirectional tri-state bus driver.


DIR	EN	
0	0	B → A
0	1	A → B
1		Tri-state





When Add is generated by CPU
it will take some time to ACC valid data from memory.

for writing!



On the other hand we take its time for 4W cycles.

$$t_{ADD} + t_{DS} = 225 \text{ nsec } (.8085)$$

$$\frac{\text{Address setup time}}{\text{Data setup time}} = \frac{320 \text{ ns}}{\text{clk freq}}$$

When applying address to CPU, it takes sometime to this address come on address bus; it is called address set-up time.

So for reading operation, CPU takes 2 1/2 cycles,
 $\therefore 2\frac{1}{2} \times 320 = 800 \text{ nsec (total time)}$

$$t_{ADD} + t_{AS} + t_{ACC} = 800 \text{ nsec}$$


$$\text{memory access time} \leq 800 - 225$$

(7)


so it requires t_{acc}, otherwise it will not get correct data from memory,

If it is not, — How do you interface Slow memory devices?

- ① Slow device clk freq (but not good sol, overall speed will reduce)
- Use of wait cycles (⁽⁸⁰⁸⁵⁾) (in b/w T₂ and T₃) provides some wait cycle.



$$\begin{aligned} J &= K = 1, \\ \text{CLK} &= 1, \\ Q &= 1, \\ \bar{Q} &= 0 \end{aligned}$$




If this applied to Ready:
ready signal
of MP 1

* 8155 (Programmable Peripheral Interface) (Parallel interface)

- To get data, μp read or send data to I/O devices.
- Accepting / sending data from I/O devices
- I/O devices are supporting devices.
- * μp has more speed than I/O devices and vice versa - .

- If it is a multipurpose Prog-device
- It has 256 B RAM, 3 I/O ports and a timer.
- It cont. signal ALE, RD, RD and WR.
cont. to μp.



80pin dual inline package
→ 3 ports - 22 pins
→ Cont. pins - 6
→ Add/data.
→ Timer - 2 pins

It has two section

256 byte

of R/W memory

Prog I/O

→ Two 8 bit parallel

I/O ports (A and B)


→ One 6 bit port (C)

→ 16 timer

Column B

Higher bytes

Block diagram



Time in → Timers CLK.
Timers → Time out
It will generate pulses for count - decrees

Control logic

→ designed to eliminate the need of ext. clk for demux and generating the segregate cont. signal for memory and I/O.

(i) → six cont. signals - CE, IO/M, ALE

After making proper interfacing with D10 we can send/receive the data by sending inst.


$\text{IO/M} \rightarrow 1 \rightarrow \text{I/O operation}$
 $\text{IO/M} \rightarrow 0 \rightarrow \text{Memory operation}$

I/O ports → A cont-reg.


→ 3 I/O port.

→ 2, 8 bit register for timer


How to enable the ports and timer?



Port address



control word: 8-bit contents of control register
The contents will define which ports can
be used as I/O



<u>ALT#</u>	<u>D₃ D₂</u>	<u>PC₅</u>	<u>PC₄</u>	<u>PC₃</u>	<u>PC₂</u>	<u>PC₁</u>	<u>PC₀</u>
ALT1	0 0	I	I	I	I	I	I
ALT2	1 1	0	0	0	0	0	0
3	0 1	0	0	0	0	STB _A	BFA INTRA
4	1 0	STB _B	BFA	INTR _B	STB _A	BFA	INTR _A


Port B

Strobe, buffer full. For A

initially it is empty

(if will activate if go read data from after reading, it will again empty)

8155 timer




8 bits for timer mode


- requires CLK as 81P_L
- 14 bit down counter operates in 4 diff mode
- counter value decreased by 2 for every CLK pulse
- Timer can stop either in the midst of counting or at the end of a count.

Register format

• MSB



• LSB




Mode 0 → 00 → single pulse mode.

1 → 01 → square wave mode.


10 → one shot terminal count

11 → for every count is given small pulse.


Mode 0 : 00



1 : 01



2 : 10



3 : 11



#