


CEC10: MICROPROCESSORS

(Basic block diagram)



instruction → binary of instruction → MPU.
from ROM

(Only understand binary instruction)

We are using one peripheral

↳ MPU is interacting with one peripheral at a time. Info from peripherals are stored sequentially to memory.

It can use be used as input or output not both.

control unit specifies whether inp or out etc

Inp → Keyboard / keypad

o/p → Seven segment display.

o/p also goes to memory → If further operation is to be done

A4
SIZE

Delta

- * It is programmable.
- * It is clock-driven as it needs to be synchronised.
- * It is register based \rightarrow push data on/in registers.

* Memory



\rightarrow 8 bit register

2^{10}

$\rightarrow 1024 \rightarrow 1 \text{ KByte}$
Location.

* Application

- (1) Reprogrammable \rightarrow data & operations programmed on it.
- (2) Embedded System \rightarrow part of bigger system (Washing Machine etc)
we cannot access it as it is part of bigger system.

* Registers can be used in pairs for 16 bits

BC } 16 bits register
DE }
HL }

* Control Unit :

- (1) It provides the necessary timing & control signals to all operations in the micro-computer.

Delta

programmed
steps.

ie




② It controls the flow of data between the microprocessor, the memory and the peripherals.

③ The bit patterns require to initiate the microprogramme instructions are given to the programmer in the form of an instruction set. Programmer selects the appropriate bit pattern and enters it sequentially in the memory through an input device. The CPU/MPU reads these bit patterns one at a time and initiates the appropriate microprogramme through the control unit and performs the task specified in the instruction.

* System Bus:

- ① It, i.e., is a communication path b/w the microprocessor and peripherals.
- ② It is a group of wires to carry the bits.
- ③ All peripherals share the same bus. Although the microprocessor communicates with only one peripheral at a time.
- ④ The timing is provided by the control unit.

A4
SIZE




Block diagram of MPU

memory pointer register \rightarrow program counter
 \rightarrow stack pointer

DAD \rightarrow direct addition \rightarrow 2 registers added directly
 otherwise through Accumulator

Flags



accumulator \rightarrow 8 bit register which is part of ALU
 It is used to store the 8 bit data or perform
 arithmetic data & perform arithmetic
 & logic operations. The result of the operation
 is also stored in the accumulator
 The accumulator is identified as register A.

JC (Jump on carry)
if (CV = 1)
 $PC = PC + n[PC]$

Program Counter (PC) → pointer indicating to a particular memory location in stack frame where a particular data or instruction is stored.
next instruction to be fetched. (A00)

Stack Pointer (SP) → Read / write memory.
top of the 8 memory stack.
(both are 16 bit registers)

PC → Microprocessor uses the PC register to sequence the execution of instructions.
It points to the memory address from where the next byte has to be fetched.
When the byte is being fetched the program counter is incremented by 1 to point to the next memory location.

SP → It is used as the memory pointer. It points to the memory location in the read / write memory called the stack.
The beginning of the stack is defined by loading a 16-bit address in the stack pointer.

Instruction sets (8085):

(i) Data transfer \rightarrow (copy instruction)

Type:

Example:

- a) Register to register \rightarrow Copy contents of B to D
- b) Specific data byte in the memory location \rightarrow Load register A with data byte 2000H.
 $A \leftarrow M[2000H]$
- c) b/w register & memory location \rightarrow $B \leftarrow M[2000H]$
 $D \leftarrow M[2000H]$
- d) b/w input device & accumulator \rightarrow $ACC \leftarrow INP(0-7)$

Logical Operations \Rightarrow AND, OR

(1) AND, OR, XOR

8 bit data, register or a memory location
 \rightarrow ANDed, ORed, or XORED with A (Accumulator)

(2) Rotate - Contents of A are shifted either left / right by 1 bit.

(3) Compare - Contents of 8 bit data, register, memory with A compared for greater than, less than, equals.

④ Complement - Complements contents of A i.e.
 $1 \rightarrow 0, 0 \rightarrow 1$

Branching Operation

When special service routine or sub-routine
is transferred to that sub-routine as it has
higher priority.
When there can be jump based on some
condition or on flag.
There can be unconditional jump also.

① Jump: Conditional jumps are important in
a decision making process in programming.
The instruction tests for certain conditions
i.e. the zero, carry flag etc. and there
could also be an unconditional jump.

② Call Return or Restart: return from
special routine back to main program.

Three types of Instructions

- ① 1 byte - opcode & operand stored in same memory location
- ② 2 byte
- ③ 3 byte

One Byte - instruction

One byte instructions include the operand
and the opcode in the same byte.

	1-Byte	Hex Code
55		4FH
MOV C, A		
(MOV R4, R5)		80H
ADD B		2FH
CMA		

Two-Byte instruction

		Hex-code
MVI C, F2H		3EF2H
MVI B, 32H		C6F2H
(move immediate)		

(2 memory locations to store instruction.
 one - opcode
 two - data/address)

These instructions require two memory locations for the opcode and the operand to store the binary code.

Three-byte instruction

opcode \rightarrow 1 byte
 offset \rightarrow 16 bit address

2nd Byte \rightarrow Lower Order Address
 3rd Byte \rightarrow higher order Address

4 LDA 2050H Hex code
 2A
 50 H - 2nd byte
 20 H - 3rd byte

JMP 2080H

(NOTE)

The internal architecture of microprocessor decides the operations to be performed. There are:

- ① Load 8 bit data
- ② perform arithmetic / logical operations
- ③ test for conditions (flag = 0 / etc)
- ④ sequence the execution of instructions.
- ⑤ store the data temporarily during execution in the read-write memory location called the stack.

#	Memory	Hex Code		$\left. \begin{array}{l} B \leftarrow 78H \\ A \leftarrow F2H \\ A \leftarrow A+B \end{array} \right\}$
PC				
4	2000	06	MVIB, 78H	
	2001	78		
	2002	8E	MVIA, F2H	
	2003	F2		
	2004	80	ADD B	$78H + F2H \rightarrow 16AH$
	2005	76	HLT	<div style="display: flex; align-items: center;"> } <div> <div style="border-bottom: 1px solid black; width: 50px; margin-bottom: 2px;"></div> <div style="display: flex; justify-content: space-between; font-size: 0.8em;"> Carry memory </div> </div> </div>

Delta

→ Peripheral or Externally Initiated operations

① RESET: PC back to 0000H.

When activated externally, all internal operations are suspended and the program counter is cleared to 0000H so the program execution can begin from the zero memory address.

② INTERRUPT: When interrupts are made then PC goes to special service routine.

③ READY: (active low). If low then the microprocessor enters into a wait state, and this is used to synchronise the microprocessor (MP) with the slower peripherals.

④ HOLD: When activated, the microprocessor relinquishes (gives up) the control of the buses and allows an external peripheral to use them.
DMA (Direct memory access) data transfer.

Instruction set

R - 8 bit register
 Rd → destination Register
 Rs → source Register
 M → memory location
 Rp → Register pair

PC } Register
 DE } Pairs
 HL }

I data Transfer Instructions.

Mnemonic

EA

① MVI A, 8 bit MVI B, 32 H

② MOV Rd, Rs MOV B, A

③ LXI Rp, 16 Bit LXI B, 2050H
 (Load immediate) B ← 20H
 (Load 16 bit number into Register pair) C ← 50H

④ IN 8 bit IN 07H.
 (from external input).

It accepts the data bit from an input device and places in it accept accumulator.

⑤ LDA 16 bit LDA 2050H.
 A ← M[2050H]

(Load data from memory location to accumulator)

HL is specialised for storing memory address
 $M \leftarrow HL$

⑥ STA 16 bit STA 2070H.
 $M[2070] \leftarrow A$

⑦ LDAX Rp LDAX B

Copies the data byte into A from the memory location of address specified in register pair

$A \leftarrow M[BC]$
 address in B

⑧ STAX Rp STAX B

$M[DE] \leftarrow A$
 value of A
 address in DE

⑨ MOV R, M MOV B, M

$B \leftarrow M$
 $B \leftarrow M[HL]$
 address in HL

⑩ MOV M, R MOV M, B

always
 HL stores an address
 of memory

$M \leftarrow B$
 $M[HL] \leftarrow B$
 address here

II Arithmetic Instructions

(1) ADD R

ADD B

$A \leftarrow A + B$

(2) ADD 8 bit

ADD 32H

$A \leftarrow A + 32H$

(3) ADD M

ADD M

$A \leftarrow A + M[HL]$

(4) SUB R

(5) SUB 8 bit

(6) SUB M

(7) INR R

INR B

$B \leftarrow B + 1$

(8) INR M

INR M

$M[HL] \leftarrow M[HL] + 1$

(9) DCR R

(10) DCR M

(11) DCX Rp

DCX B

$M[BC] \leftarrow M[BC] - 1$

(12) INX Rp

INX B

$M[BC] \leftarrow M[BC] + 1$

III Logical Instructions (AND, OR, XOR, compare, Rotate)

(1) ANA R ANA B
 $A \leftarrow B \wedge A$

(2) ANI 8 bit ANI 2FH
 $A \leftarrow 2FH \wedge A$

(3) ANA M ANA M
 $A \leftarrow M[HL] \wedge A$

(4) ORA R

(5) ORI 8 bit

(6) ORA M

(7) XOR \rightarrow XRA R

(8) XRI 8 bit

(9) XRA M

(10) CMP R CMP B

(11) CPI 8 bit CPI 4FH

} compare

IV Branching Instructions

(1) JMP 16 bit add JMP 2050H

$PC \leftarrow 2050H$

Appendix -> instruction set



(2) JZ 16 bit add

JZ 2080H
if (Z == 1)
PC ← 2080H

(3) JNZ 16 bit add

JNZ 2032H
if (Z == 0)
PC ← 2032H

(4) JC 16 bit

JC 2075H
if (C == 1)
PC ← 2075H

(5) JNC 16 bit

JNC 2082H
if (C == 0)
PC ← 2082H

(6) CALL 16 bit add

CALL 2075H
(current PC is stored)
before jumping

(7) RET
(going back)

RET

V Machine Control Instruction

HLT

Halt

(stop)

NOP

No operation

(Suspended state
no operation
is performed)

- Write the instructions to subtract two bytes already stored in memory registers 2051H and 2052H. The location 2051H holds the byte 49H & location 2052H holds the byte 9FH.
- Subtract the first byte 49H from 2nd byte & store the result in 2053H. Write the instruction beginning at 2030H.

Ans

2030H LDA 2052H
2033H SUB 2051H
2036H STA 2053H

A ← 9FH
A ← A - M[2051H]
HL


2030H LDA 2052H
2033H MOV B, A
2034H LDA 2051H
2037H SUB B
2038H STA 2053H
2041H HLT

Delta
is already
2.052 H
1 L


byte
the



Memory \rightarrow Two types

- ① ROM \rightarrow Diodes
- ② RAM \rightarrow Flipflops / FETs



Memory cell of RAM






8085 \rightarrow 16 address lines $\rightarrow n$

$$\text{no of reg} = 2^n = 2^{16}$$

- A memory chip requires address lines to identify a memory register. 8085 has 16 address lines. The no. of registers that can be addressed is 2^{16} .
- A memory chip requires CS to enable the chip and the address lines of the memory chip select the register. Thus the memory address of register is determined by the logic level of address lines.
- The control signals RD and WR enable the O/P / I/P buffers so that the data can be read from or written into the memory cell.



{8085 pin diagram}

- Q1) All signals used in 8085 can be classified as
- address bus
 - Data bus
 - control & status signals
 - power supply & frequency signals
 - externally initiated signal
 - serial I/O ports
- Q2) 8 bit microprocessor
- Q3) capable of addressing 64 K Bytes of memory
- Q4) 40 pins
- Q5) power supply is 5V
- Q6) operates with a 3 MHz single phase clock.

ADDRESS BUS

~~Spoke mode~~ A_{15} to $A_1 \rightarrow$

A_{15} to $A_8 \rightarrow$ unidirectional, used for the high order address

A_7 to $A_0 \rightarrow$ bidirectional, used for the lower order address

for data also it is used.

Control signals - \overline{RD} , \overline{WR}

Status signal - \overline{SIO} , $\overline{IO/\overline{M}}$

Special signal - ALE

ALE - address latch enable

- This is the positive going pulse generated everytime the 8085 begins the operation (Machine cycle). It is valid.
- It indicates that A_{15} to A_0 are the address bits.
- This is used to latch the lower order address from the multiplexed bus and generate a separate bus set of 8 address lines A_7 to A_0 .

\overline{RD} -

- It is an active low signal
- This indicates that the selected memory or the I/O device is to be read from & the data is available on the data bus.

\overline{WR} -

- active low
 - indicates that data has to be written into some memory / I/O location
- Opposite of \overline{RD}

I/O / M

- status signal used to differentiate b/w I/O & Memory operation.
high → I/O
low → Memory.
- It can be combined with \overline{KA} and \overline{WE}

Clock $\overline{X1}$, $\overline{X0}$, \overline{CLKOUT}

- This is the crystal or the RC-LC network
- The frequency is internally divide by 2 hence to operate the system at 3 Mhz the crystal should have frequency of 6 Mhz
- Clock out is the signal that can be used as the system clock for some external device.

INTC

- Interrupt request
- general purpose interrupt (input signal)

INTA

- Interrupt acknowledge acknowledge.
- used to acknowledge an interrupt - active low, O/P signal

RST 7.5, RST 6.5, RST 5.5 (Restart interrupt)

- vectored interrupts that transfer the program counter to the specific memory location
- higher priority than INTR
- $7.5 > 6.5 > 5.5$

TRAP

- Input, non maskable interrupt & has a highest priority.

HOLD

- Input signal
- signal indicates that the peripheral such as a DMA controller is requesting the use of address and data buses

HOLDA (HOLD acknowledge)

- acknowledge O/P signal
- acknowledges the hold request

Ready

- I/P pin
- used to delay the microprocessor read or write operation till a slower peripheral is ready to send or accept the data
- When the signal goes low the microprocessor waits for an integrated no of clock cycles until it goes high again.

Reset out

- signal indicates that the microprocessor is being reset & the signal can be used to reset other devices.



Reset in


- When this goes low, PC is set to 0, the buses are tristated, the microprocessor resets

SID → serial I/P data
SOD → serial O/P data


The data bits are sent over the single line one bit at a time.

Address Decoding





$A_0, A_1, A_2, \dots, A_n \}$ DC
Don't
care



Range

Delta

Some case address lines are can be assumed to have any of 8 combination 000 to 111. Thus each combination can generate 1 set of complete address. The address given assumption the don't care all zero is by convention this is specified as the primary address. The addressing address range is known as foldback memory or minor memory.

A₁₀

minor memory 2100H → 27FFH

A₀ -OUT 8 bit ^{port} address

OUT 01H

① OUT

opcode
D3


→ fetch and decode

(4 time slots)

② Fetch 01H from the memory (R), (3T)

③ The data from accumulator ^{A₁} → 01H. ^(IO-write) (3T)

	T ₁	T ₂	T ₃	T ₄
14				
3				



Delta

Since addition of signed no. is not taking place the S=1 flag can be ignored. It is only because the bit D7 has been assigned to represent the signed flag. It needs to be ignored.

WAP to do the following to find the n.

B → 30H
C → 39H

Subtract 39H from 30H & display the contents of Port one.

```
00 MVI B, 30H
01
02 MVI C, 39H
03 MOV A, B
04 SUB C
05 OUT PORT1
06
07 HLT
```

0
C4

```

      0011 1001 30H
      1100 0110 - 39H
      -----
              1
      1100 0111 2nd comp
      0011 0000 - 30H
      -----
      1111 0111
```

D7 → Sign bit

but not signed bit
So we will ignore sign bit.

XY 00 MVI A, data

01

02 ANI 30H

03

04 OUT 01H

05

06 HLT

Since
data
is
an
8-bit
value

Q. 1

In the figure keep the radio on continuously without applying the function of the other appliances even if some one off it.

OR with 10H

0001 0000

XY 00 MVI A, data

01

02 ORI 10H

03

04 OUT 04

05 HLT

06 HLT

D7 D6 D5 D4 D3 D2 D1 D0

0 0 0 1 0 0 0 0

D7 D6 D5 D4 D3 D2 D1 D0

Conditional Jump

Load the register A & B with 9BH and A7H add the numbers. If sum is greater than FFH display 01 at the output port else display the sum

00 MVI D, 7B11
 01
 02 MVI E, 07H
 03
 04 MOV A, D
 05 ADD E
 06 JNC DISPLAY (Jump no carry)
 07
 08
 09 MVI A, 01H
 0A OUT 01H DISPLAY
 0B
 0C
 0D HLT

Q. Some ¹⁶ bytes of data stored in memory location XX50H to XX5FH. Transfer the entire block of data to a new memory location XX70H.

Ans

Label
 00 LXI H, XX50H
 01
 02
 03 LXI D, XX70H
 04
 05
 06 MVI B, 10H → Setting Counter
 07
 08
 09 NEXT MOV A, M

10
(10) (10) 1/2 Delta


09	SEAL	D	
0A	INV	H	
0B	INR	D	
0C	DEC	B	
0D	JNZ	NEXT	(NON zero)
0E			Argument
0F			
10	FILL		

If the counter is not zero, it goes back to transfer the control to next and it loads the next byte.

2. A set of 10 current readings are stored in a memory location starting at XX60H. The readings are expected to be positive. WAP to

- 1) check each reading to determine whether positive or negative.
- 2) reject all the negative readings.
- 3) Add all the positive readings.
- 4) Out FFH to port 1 at any time if the sum exceeds 8 bits to indicate an overload. otherwise display the sum.
- 5) If no output port is available in the system then store FFH in the memory location XX70 when the sum exceeds 8 bits otherwise store the sum.

(no conclusion by which we could check that output port is available or not)



Q A set of readings is stored in the memory location at XX50H. The end of the data string is indicated by the byte 00H. The set of readings. The answer may be larger than FPH. Display the sum at PORT1 and PORT2.

XX00H	LXI H, XX50	19	MOV A, B
XX01		1A	OUT PORT2
02		1B	
03	MVI C, 00H // sum	1C	HLT
04			
05	Next MOV B, C → Save carry		
06	MOV A, M		
07	CPI 00H		→ if 00 → then carry = 1
08			
09	JC Display		
0A			
0B			
0C	ADDC		
0D	JNC Save		(Carry = 0)
0E			
0F			
10	INR B		(Carry → Carry + 1)
11	Save MOV C, A		
12	INX H		
13	JMP Next		
14			
15			
16	Display MOV A, C		
17	Output port 1		
18			

Assignment

Q A vector of readings are stored in memory location starting at X850H. Sort the readings in the ascending order & WAP for it. Also display the output.

Delta

Q The following block of data is stored in a memory location X850H to X85AH. Transfer the data to the memory location X880H to X885H in the reverse order.

Data: 22, AF, B2, 99, 7E, 37

Counters and Delay

Label	T States
MVI C, FFH	7T (4+3)
LOOP RCR C	4T (4)
JNZ LOOP	10T/7T (4+3+3)

Clock frequency = 2 MHz

Time Period = $\frac{1}{f} = 0.5 \mu s$

system clock

if condition is false
So only 7 T states used.

will not use last 3 T states to go back to loop.

not used
if condition is false
4 → load operand
3 → load address
3 → go back to address

Delta

$T_0 \rightarrow$ outside the loop
 $T_L \rightarrow$ loop delay

$$\boxed{\text{Total time delay} = T_0 + T_L}$$

$$FFH = (255)_{10}$$

$$(TL) \text{ Total loop time} = T_{\text{clock}} \times \text{no of T states} \times N_{10}$$

$N_{10} \rightarrow$ decimal representation of time for which loop runs executed.

in terms of $(FFH)_{16} \rightarrow (255)_{10}$

1) $MVI C, FFH$

$$\boxed{T_0 = T_c \times 7T = 0.5 \mu s \times 7 = 3.5 \mu s}$$

2) $T_L = 0.5 \times 255 \times 14T$

$$T_L = 1785 \mu s - (7T \times T_c)$$

$$= 1785 - 1.5 = 1783.5$$

$$= 1785 - 1.5$$

$$= 1783.5 \mu s$$

\uparrow
 ignore $1.5 \mu s$
 as if time is
 converted to millisecond
 $1.5 \mu s$ will be
 negligible

\rightarrow for last case
 at that are
 3 last T states
 in the
 last condition

10/7 → 10 T states are required to execute a conditional jump when it jumps to change the sequence. 7 T states are required when it goes to the instruction following jump on non-zero. i.e. the last cycle will have 7 T states and loop delay would be calculated by subtracting the time required for three T states.

$$\begin{aligned}
 T_{\text{Total}} &= T_0 + T_1 \\
 &= 1783.5 + 3.5 \\
 &= 1787 \mu s = 1.8 \text{ ms}
 \end{aligned}$$

Time Delay using a Register Pair

Ex 2

LXI B, 2384H

T states
10T

Loop

DCX	B	6T
MOV	A, C	4T
ORA	B	4T
JNZ	Loop.	10/7T.

B → 23 22
C → 84 A ← 84

00100100
1000100

Clock Period T = 0

$$(2384)_{11} = 2 \times 16^3 + 3 \times 16^2 + 8 \times 16 + 4$$

$$= 9092_{10}$$

$$18 \quad T_0 = 10 \times 0.5 = 5 \mu s$$

$$T_L = 9092 \times 0.5 \times 24$$

$$= 109104 \mu s$$

$$\begin{array}{r} 9092 \\ \times 12 \\ \hline 17184 \\ 9092 \\ \hline 109104 \end{array}$$

$$T_{Total} = T_0 + T_L$$

$$= 109109 \mu s$$

$$= 109.109 \text{ ms}$$

* Time delay for loop within a loop

	T _{delay}
MVI A, 38H	7T
loop2 MVI C, 1FH	7T
loop1 DCR C	4T
JNZ loop1	10T / 7T
DCR A	4T
JNZ loop2	10T / 7T

cannot ignore

$$\text{loop1} \rightarrow 255 \text{ Times} = 255 \times 0.5 \times 14 - 3 \times 0.5$$

$$= 1783.5 \mu s$$

$$\text{loop2} \rightarrow 38H$$

$$3 \times 16^1 + 8 \times 16^0 = 48 + 8 = (56)_{10}$$

$$\text{loop2} = 56 \times 0.5 \times (1783.5)$$

$$56 \times 1783.5 + 56 \times 0.5 \times 24$$

$$\begin{aligned}
 \text{Loop} &= 56 \left[1783.5 + \frac{10^6}{500} \right] \\
 &= 56 [1784] \\
 &= 100464 \text{ } \mu\text{s} \\
 &= 100.46 \text{ ms} \\
 T_0 &= 7 \times 0.5 = 3.5 \text{ } \mu\text{s}
 \end{aligned}$$

$$T_{\text{Total}} = 100464 \text{ } \mu\text{s} + 3.5 \text{ } \mu\text{s} \rightarrow 100.46 \text{ ms}$$

Draw Backs.

- 1) The accuracy of time delay depends upon accuracy of the system clock.
- 2) Microprocessor is occupied simply in a waiting loop otherwise it could be employed to perform other functions.
- 3) Task of calculating accurate time delay is tedious.

Solution →

To incorporate the Intel 8254 programmable timer chip which can be interfaced with the microprocessor but it adds on to the cost & space required.

→ Same programming but outside the microprocessor
→ μp can perform other functions.

Hexadecimal Counter

WAP to count continuously a hexadecimal count from FFH to 00H in a system where the system clock is 0.5 μ s. Use the register C to setup a 1 ms delay between each count and display the number at one of the output ports.

$T = 0.5 \mu s$, $C \rightarrow 1ms$ delay

```

00 MVI B, 00H (counter)
01
02 NEXT DCR B (FFH)
03 MVI C, Count (load C with delay count)
04
05 Delay RCR C } loop 4T
06 JNZ Delay } 10T
07
08
09 MOV A, B
0A OUT PORT 1
0B
0C JNZ Next (JMP Next)
0D
0E

```

↑
infinite.

$$14 \times 0.5 \times \text{Count} = 1000$$

$$7 \times \text{Count} = 1000$$

$$\text{Count} = \frac{1000}{7} = (143)_{10}$$

16	143	F
15	88	

$$= (8F)_{16}$$

$$T_{loop} = 14T \times 0.5 \times 10^{-6} \times \text{Count}$$

$T_{outside} =$	DEC B	4T
	MVI C, Count	7T
	MOV A, B	4T
	OUT POR1	10T
	JNZ Next	10T
		<u>35 T state</u>

$$T_o = (35T \times 0.5 \times 10^{-6})$$

$$T_d (\text{Total}) = T_o + T_{loop}$$

$$1 \text{ ms} = T_o + T_{loop}$$

$$1000 = 35 \times 0.5 + 7 \times \text{Count}$$

$$1000 = 17.5 + 7 \times \text{Count}$$

$$\text{Count} = \frac{1000 - 17.5}{7}$$

$$\text{Count} = \frac{982.5}{7}$$

$$\text{Count} = 140.35 \approx (140)_{10} = (8CH)_{16}$$

$$\begin{array}{r|l} 16 & 140 \\ & 8 \end{array} \quad \text{C}$$

$$\text{Count} = 8CH$$

Delta

WAP to count from 0 to 9 with a 1 second delay between each count. At the count of 9, count to set itself to zero & repeat the sequence continuously. Use HL pair for delay & display each count at one of the output port. Assume the clock frequency of microprocessor is 1 MHz.
 $T_c = 1 \mu s$

```

00 (Start) MVI B, 00H
01
02 Display OUT Port 1
03
04 LXI H, 16 bit (Delay)
05 find value
06
07 Loop DCX H → Does not reflect on zero flag.
08 MOV A, L Zero flag can not be read.
09 ORA H
0A JNZ loop
0B
0C
0D INR B
0E MOV A, B
0F CPI 0AH // 0A non zero → not equal to 0AH
10
11 JNZ Display // Zero → equal to 0AH
12 JNZ
13
14 JZ start when equal
15 JZ Zero setting flag is set
16

```

1s delay → can not be accommodated in 8 bit
 so need 16 bit

delta
delay
links

y
m
Hz

$$T_L = (6 + 4 + 4 + 10) \times T_{ex} \text{ (600ns)} \\ = 24 \times 10^{-9} \times \text{Count} \\ = 24 \times \text{Count}$$

$$T_D = 10 + 10 + 4 + 4 + 7 + 10 + 10 \\ = 55$$

$$T_D = T_L + T_D \\ 1000000 = 24 \times \text{Count} + 55$$

$$\text{approx Count} = \frac{1000000}{24} \\ = (41666)_{10}$$

$$\text{Total} = (41665)_{10} \\ \approx 41666$$

can be ignored

16	41666	2	
16	2604	4	12 (C)
16	1602	2	
	10	(A)	

$$(41666)_{10} \rightarrow (A2C2)_{16} \\ \uparrow \\ \text{Count}$$

WAP to generate a square wave (continuous) with period 500ns.
Assume that clock is 325 ns & use the bit 00 to 01 of the
square wave.

(Conditions where T_D can not be ignored)


01 MVI D, AAH
 02 Restart
 03 MOV A, D
 04 RLC
 05 MOV D, A
 06 ANI 01H
 07 OUT PORT1
 08
 09
 0A MVI B, Count // Delay
 0B
 0C Delay DEC B
 0D JNZ Delay
 0E
 0F
 10 JMP Restart

Delta
 Circular
 // Rotate Left
 7T
 4T
 4T
 4T
 10T
 7T
 4T
 10T/7T
 10T
 7T

AAH 10101010
 RLC 01010101 // without carry
 ANI 00000001
 00000001

as Do bit show the o/p

So to get only Do we and with 01H.



500 μ s is total time period $\therefore \rightarrow$ 250 μ s each for high & low

\therefore we need a delay of 250 μ s b/w each iteration

$$T_L = 325 \times (4 + 10) \times \text{Count} = 325 \times 14 \times \text{Count}$$

$$T_L = 325 \times 14T \times (\text{Count} - 1) + 325 \times 11T \quad \left. \vphantom{\begin{matrix} T_L \\ 325 \times 14T \times (\text{Count} - 1) \end{matrix}} \right\} \begin{matrix} \text{last loop} \\ 7 \end{matrix}$$

$$T_0 = 46T \times 325$$

Clock \rightarrow 325 ns

$$T_D = T_0 + T_L = 250 \mu\text{s} \rightarrow \text{calculate count \& convert it into hex.}$$

Stacks and SubROUTINES

SP \rightarrow Stack Pointer

PUSH


POP

PSW \rightarrow Program Status Word (Status of flags & accumulator)
Can be used into Stack.

It works in register pairs

PUSH B \rightarrow Push BC

16 bit



- 1) Once the stack location is defined storing the data begins at a memory address that is one less than the address in the stack pointer register.
- 2) PUSH → data bytes in the register pair of the microprocessor can be stored in the stack, two at a time in reverse order (decreasing memory address).
- 3) POP → data bytes can be transferred from the stack to the register pair by incrementing the memory address.
- 4) Because two bytes are being stored at a time sixteen bit address in the stack pointer is decremented by 2.
- 5) Address in the stack pointer indicates the next two memory locations.


Instructions

- 1) LXI SP, 16 bit → 3 byte instruction

loading SP with starting of stack
where stack should begin in memory

2) Push Register Pair (RP)
 PUSH R
 PUSH B
 PUSH D
 PUSH PSW

- a) It is a one byte instruction
- b) It copies the contents of the specified register pair as follows
 - i) Stack Pointer Register is decremented by 1 and the contents of the higher order register (eg B) are copied in the location
 - ii) SP decremented by 1
 - iii) Contents of lower order register (eg C) are copied to the given location in the Stack Pointer
 - iv) PSW includes the contents of the Accumulator & the flags.



Architecture

Stack begins from next location not 2097 but 2098

3) POP Register Pair (RP)
 POP H
 POP B
 POP D
 POP PSW

- It is a 1 byte instruction
- It copies the contents of the top two memory locations of the stack into the specified register pair
- The contents of the memory location indicated by the SP are copied into the lower order register (eg L)
- SP is incremented by 1
- Contents of the next memory location are copied to the higher order register (eg H). SP is incremented by 1

Eg

2000	LXI SP, 2099H	
03	LXI H, 42F2H	
06	POSH H	
07	Delay Counter	} providing delay
10	POPH.	

	POSH H
SP → 2099H	SP → 2098H ← H ← 42H
H → 42H	L → 2099 ← L ← F2H
L → F2H	

POP H

SP → 2097 → L (F2 H)
 ↳ 2098 → H (42 H)
 ↳ 2099

Eg

2000H LXI SP 2400H
 LXI H 2150H
 LXI B 2280H
 MOV A, M
 PUSH H
 PUSH B
 PUSH PSW


	ACC	Flag
B	22	80
D	xx	xx
H	21	50

!

POP PSW
 POP B
 POP H

The available is from 2000H to 20FFH. A program of data transfer and arithmetic operation is stored in the memory location from 2000H to 2050H and the SP is initialized at 2400H. Two set of data are stored in the location 2150H & 2280H.

Show how data is pushed & popped from stack



- Q WAP to perform the following instructions
- 1) Clear all the flags
 - 2) Load 00H in A.
 - 3) Demonstrate that the zero flag is not affected by the data transfer instruction
 - 4) Logically OR the accumulator with itself to set zero flag & display the zero flag at the OUTPUT PORT 1 or Store all the flags on the stack.

Ans

```

PUSH PSW
POP B
MOV A, C
ANI 00H
MOV C, A
PUSH B
POP PSW

```


Delta

```

00      LXI  SP, XX99H
01
02
03      MVI  L, 00H
04
05      PUSH H          → Place L on stack
06      POP  PSW        → clear flag
07      MVI  A, 00H
08
09      PUSH PSW        → Save flag on stack
0A      POP  H          → Retrieve flag in L
0B      MOV  A, L
0C      OUT  PORT 0    → Display flag.
0D
0E      MVI  A, 00H    → load 00H again
0F
10      ORA  A          → SET flag & .reset CY, AC Carry, Auxiliary Carry
11      PUSH PSW        → Save flag on stack
12      POP  H          → Retrieve flag in L
13      MOV  A, L
14      ANI  40H        → Mask all except 2nd flag
15
16      OUT  PORT 1
17
18      HLT.
  
```


* ~~A6~~ → Zero flag

sign	S	Z (Zero)	AC	auxiliary carry	P. parity	CY Carry
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂ D ₁ D ₀
	0	1	0	0	0	0 0 0
	0	D ₆	0	0	0	0 0 0

CEC10: Microprocessors

SUBROUTINES

group of instructions




- ① CALL 3 byte instruction
- ② RET 1 byte instruction

CALL: The contents of the program counter which is the sixteen bit address of the instruction following the call instruction is stored in the stack and the program execution is transferred to the Subroutine address.

- It is a 3 byte instruction
- It saves the contents of PC on the stack
- It decrements the stack register by 2
- Transfers/Jumps unconditionally to the memory location specified by the 2nd and the third byte.
- This instruction is accompanied by return instruction

- RET: \rightarrow It is a one byte instruction
- \rightarrow It inserts the 2 bytes from the top of the stack into the PC and increments the SP register by 2
- \rightarrow It unconditionally returns from the Subroutine.

Indicate the exchange of information between the Stack and PC for the following program if the available memory range is from 2000H to 23FFH.



W, Z \rightarrow temporary registers

CALL \rightarrow opcode fetch, load address, push stack
5 Machine cycles, 18 T-states

M₁ \rightarrow opcode fetch

- 1) Contents of the PC are placed on address bus
- 2) Instruction code is fetched
- 3) The program counter is incremented to 2041
- 4) The instruction decoded & executed
- 5) The stack pointer is decremented by 1 to 23FFH

M₂ \rightarrow memory read

M₃

- 1) The sixteen bit address 2070H of the call instruction is fetched
- 2) 70H is fetched first and placed in the internal Z register
- 3) 20H is fetched and placed in the internal W register
- 4) During M₃ the PC is upgraded to 2043H

M₄ and **M₅** \rightarrow saving of PC

- 1) At the beginning of M₄, the normal operation of placing the content of the PC on the address line is suspended. The
- 2) The contents of SP register 23FFH are placed on the address bus

- 3) The higher order byte of the PC is placed in the 23FF H
- 4) The stack pointer is decremented by 1 to 23FE H
- 5) During M₂ the contents of the SP are placed on the address bus (23FE H)
- 6) The lower address byte (43H) is placed in the data bus and is stored in the stack location 23FE H

Next instruction cycle

On this the program execution sequence is transferred to the call location 2070H by placing the contents of the W and Z registers onto the address bus

During the next instruction cycle PC is upgraded to the location 2070 H.

* Return RET

(M₁) → Opcode fetch and decoding of the return instruction takes place

(M₂) → contents of SP placed on the address bus

- 1) 43H placed on top of stack is fetched & stored in Z register
- 2) SP incremented by 1

- 43) → 1) 20H is copied from stack & stored in D register
2) SP is incremented by 1
3) Program sequence is then transferred by placing the contents of the R2 register (2048H) on the address bus at the beginning of next instruction cycle.

Conditional Call

- 1) CC → Call if carry flag is set (1)
- 2) CNC → Call if carry flag is reset (0)
- 3) CZ → Zero flag set (1)
- 4) CNZ → Zero flag reset (0)
- 5) CM → Sign flag set (S=1)
- 6) CP → Sign flag reset (S=0)
- 7) CPE → even parity
- 8) CPO → ~~para~~ odd parity

Conditional Return

- 1) RC
- 2) RNC
- 3) RZ
- 4) RNZ
- 5) RM
- 6) RP
- 7) RPE
- 8) RPO

Comparison b/w call-ret & push-pop

call-ret

Push-pop

- 1) In this instruction IP automatically stores the sixteen bit address of the next instruction on the stack
- 2) During call execution the SP is decremented by 2
- 3) The Return transfers the contents of the top 2 locations of the stack to the Program Counter (PC)
- 4) During the ret execution IP is incremented by 2
- 5) Conditional instructions are available while using call & return.
- 1) The programmer uses the instruction push to save the contents of a register pair on the stack
- 2) When push is executed SP is decremented by 2
- 3) Pop transfers the contents of the top 2 locations of the stack to the specified register pair
- 4) In Push Pop, SP is incremented by 2
- 5) For push & pop they are not available