Max. Ins. Size : 6 bytes

PAGE NO.
DATE

03/04/2018

8086 Architecture :

(Diagram from Assignment)

Disadvantage of Instruction Queue :

In case of a JUMP or CALL Instruction, all the existing 6 bytes in the queue have to be removed & new ones to be entered.



Code segment (CS) : Stores the codes of all the instructions

Memory Segmentation





CS Register stores the starting address of the CS.

where an opcode is stored

To reach to a particular location in the CS, an offset address is added to the CS address to get which is known as the physical address.



30000 + 4200 → Phy. add.

Offset is stored in IP.

Store offset:
- IP (Instruction Pointer)
- SP (Stack Pointer)
- BP (Base Pointer)
- SI
- DI

Significance of Queue:

→ Instructions are stored in a 6-byte Queue in the FIFO form.

→ The Queue will always hold the byte of the next instruction to be executed by the EU.

→ The process of fetching the next instruction when the present instruction is being executed is called pipeling.

→ BIU fills the queue until it is full.

→ It starts refilling the queue when at least 2 locations of the queue are vacant.

→ The queue is 6 bytes long because max. instruction size in the 8086 is 6 bytes. So it is possible to prefetch the next instruction.

Advantages:
This is faster than sending an address to the memory & waiting for the next instruction byte to come. Thus speeding up the processor.

Disadvantages:
If a JUMP or CALL appears in the main program, then all the existing instruction bytes in the queue are flushed. Then the queue is loaded with new instruction bytes corresponding to the location of JUMP/CALL point.

Advantages of Segmentation:

→ It provides a powerful memory management mechanism.
→ It allows 2 processes to easily share the data.
→ It is possible to increase the memory size of the code, data, stack or extra segment beyond 64 bytes by allocating more than 1 segment for each area.
→ It helps to make it possible to write programs which are position independent.
→ It provides a way to easily implement object oriented programming.

→ It allows the programmer to partition their program into modules that operate independent of each other.

* Odd & even memory Bank (D0)

Single processor mode : Min Mode
Multiple " " : Max Mode

Data, address & status lines are multiplexed (42 lines reduced to 21 lines).

S_3	S_4	
0	0	→ ES
0	1	→ SS
1	0	→ CS
1	1	→ DS

BLOCK DIAGRAM OF MINIMUM MODE



Multiplexing

$A_{19} - A_0$

- 0 (odd Bank)
- 1 (Even Bank)

$\overline{BHE} + A_{19} - A_{16} + A_{15} - A_0 \longrightarrow$ 21 lines

$S_7 + S_6 - S_3 + D_{15} - D_0 \longrightarrow$ 21 lines

$\overline{BHE}/S_7 \quad A_{19}/S_6 \rightarrow A_{16}/S_3 \quad AD_{15} - AD_0 \longrightarrow 21$

$S_5 \rightarrow 0 \longrightarrow IF = 0/1 \longrightarrow$ Interrupt flag

$S_6 \rightarrow 0 \longrightarrow$ 8086 BM (Bus Master)

$1 \longrightarrow$ other BM

* Why Reset, Ready fed into 8284 clk?

→ Possibility of giving these signals parallely for more uses.

* has 33% duty cycle → ON for 33% of cycle.

(Why 18MHz crystal is used?)



6MHz is the clk frequency reqd. for 8086 to operate. But it has a duty cycle of 33%. So to obtain 6MHz effectively we use a crystal of 18MHz.

	M/$\overline{IO}$	$\overline{RD}$	$\overline{WR}$	
IOR	0	0	1	→ 1
IOW	0	1	0	→ 2
MEMR	1	0	1	→ 5
MEMW	1	1	0	→ 6

Min Mode Timing Diagram (READ)



10/01/2018

Flag Register (16 bits):

9 bits used

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x	x	x	x	OF	DF	IF	TF	SF	ZF	x	AF	x	PF	x	CF
								8085 Compatible							

There are 2 types of flags in 8086:

→ Conditional flags (6): Set or Reset automatically
CF, PF, AF, ZF, SF, OF (overflow flag)

→ Control flags: Trap Flag (TF)
Interrupt Flag (IF)
Direction Flag (DF)

The programmer can set or reset these flags.

Trap Flag:

When set, system goes into debugging mode.



ROCESSORS

→ Setting this flag, the processor starts working in a single step mode for debugging. In single step mode, the processor executes an instruction & enters into a single step ISR.

→ This is because the CPU will automatically generate an internal interrupt after every instruction allowing the programmer to inspect the program instruction by instruction.

Interrupt Flag:

No. of interrupts : 0 to 255 (256)

Some are user defined interrupts which can be generated by setting the IF equal to 1.

→ If the user sets IF, the CPU will recognises an external maskable interrupt request.

→ The IF has ~~not~~ no affect on the non-maskable interrupt which is externally generated.

~~NMI~~, INTR.

classmate
Date
Page

Direction Flag :

Used for string operation.

→ It is used for string instructions

→ In string instructions, we use SI & DI registers as offsets to point to the source area & the destination area. (SI = Source Index, DI = Destination Index)

→ The DF controls the direction of SI & DI pointers.

→ If DF = 1, the string instruction will automatically decrement the pointer from the higher to the lower index

→ If DF = 0, vice-versa.

Overflow Flag :

If set, arithmetic overflow has occured. That is, a significant bit has been lost becoz the size of the result exceeded the capacity of the destination location.

CS → 2000 (H L)

IP → 1234 (H L)

⇒ [CS×10+IP]

Interrupts:



In segmentation, there are 2 types of branching:

① Inter segment (in different CS) ② Intra segment (within the same CS)

The main program & the ISR may lie in the same CS or different CS.

For Inter segment branching, the IP & CS starting address need to be stored on the stack.

For Intra segment, store IP on stack.

Push:

Lower byte → lower address
Higher byte ↔ higher address

CS	IP
12..	34

IPL	SP-4
IPH	SP-3
CSL	SP-2
CS H	SP-1
XX	stack

CS	IP
ES	
DS	
SS	
CS	ISR

IVT (Interrupt Vector Table)

From here to CS & IP.

CS	00000H	0 (by default)
INT0	00001H	1
		2
		3
		4
		5
INT1		6
		7
		8
INT2		9
		10
		A
		B
INT3		
INT255		

Each INT has 4 locations (2 for CS, 2 for IP)

16 bits for CS } 32
16 bits for IP } bits.

256 X 32 ⇒ 1KB. (for IVT).

Eg: INT2 → 12345
ISR address

CS → 10000H
IP → 2345H.

Steps to follow if an interrupt is

→ Store the CS & IP of the next instruction of the main program in the stack

→ Get the interrupt address from the IVT. This would give us the location of the CS & IP address of the service routine.

→ The starting address for IVT is always 00000H

→ (a) IP content from
(n×4+1)(n×4)

(b) CS content from
(n×4+3)(n×4+2)

where n → interrupt no.

→ While coming back from the service routine, the microprocessor gets the return address from the stack using the POP instruction.

At a time, microprocessor can service only 1 interrupt.

When INTn is executed, IF was 1.
~~We need to decide.~~

~~When~~ IF = 0, it ensures that no other interrupt is serviced.

How Interrupt Instruction is different from CALL/JMP?

→ No need to store flags in CALL/JMP. Only IP is pushed.



→ location to which the control is transferred is within the main program in case of CALL/JMP.

Normal service routine → RET
ISR → IRET

How IVT are defined for CS & IP size of IVT.

2 diagrams → Previous diagram

IVT:

0	INT 0 →	Divide error (very large)
1	INT 1 →	Single stepping
2	INT 2 →	NMI (Hpw interrupt, ext generated)
3	INT 3 →	Break Point
4	INT 4 →	Interrupt overflow
5 to 6	INT 5 to 31 →	Reserved (not defined)
7	INT 32 to 255 →	User defined



Diff b/w NMI & INTR:

1. NMI is faster as compared to INTR because the location of CS & IP for NMI is present in the IVT (that is known to micro processor) & can be retrieved from the IVT.

   But for INTR, location of CS & IP is not known. INTA is used to request for the CS & IP of INTR

2. NMI has higher priority than INTR.
3. NMI is non-maskable but INTR is maskable.

classmate
Date
Page
IN IVT



IR : Interrupt Request
PIC → Programmable Interrupt Controller.

Q) NMI is not flexible.
S) NMI is a vectored interrupt (has a fixed location in the IVT). INTR is non-vectored.

...uction Set (8086)

...UB, SBB, INC, DEC

...: (8 bit × 8 bit)
...< (16 bit × 16 bit)
AX ← AL × BL]

- Integer multiplication
to multiply signed nos.

⟶ DIV BL
AH, AL ← AX ÷ BL
R Q
(8086 does not support floating pts.)

...t
...6 bit

...S

...X ← DX AX ÷ BX

s Division

yte to word
0 0 0 0 1 0 1
1 1 1 0 1 1

double word → CWD

n along with the instruction.
ontents of the accumulator.
ored in AX.
signed nos.

BL

al Adjust Accumulator
s → Decimal Adjust after Subtraction
ding 2 decimal nos.
ork in hexadecimal.
one to get the contents in
n.
contents of the accumulator

lower nibble > 9

OR

AC = 1

(add. 6)



classmate
Date
Page

Instruction :

ound (Rotate left)

1

→ CL

→CL

ate right

te carry left

le carry right

ft right

ft left

t arithmetic right

shift arithmetic left →

Date
Page

Processor Control Group Instructions:

① PUSH F ② POP F ③ SAH F

↑ ↑ ↳ Store AH into flag register

LAHF → Load flag register into AH. (8 bits lower)

Instructions for individual flags:

① STC → Set carry flag to 1.

② CLC → clear " " "

③ STD → Set direction flag

↑

④ CLD → clear DF

⑤ STI → Set IF

⑥ CLI → clear IF

↑

Steps to set the trap flag:

PUSH F

POP BX

OR BH, AH.

PUSH BX

POP F

BH 0.000 0111
    0000 0001. (OR)
    0000 0111

BH 0000 0111
    1111 1110 (AND)

To Reset)

XLAT ⟶ Translate

AL ⟵ BX + AL

↳ offset address



⊙ g f c d e b a

0 0 0 0 0 1 1 0 → 06H

→ decimal 1

0 1 0 0 1 1 1 1 → 4FH

→ Decimal 3.

Look up table.



→ Stores Lookup table's starting address

MOV BX, 4000H.

MOV AL, 05H.

↳ XLAT.

↳ AL gets the code of 5

same → XLAT B
XLAT address
XLAT

Logical Instructions:

NOT BL ⟶ BL ⟵ $\overline{BL}$

8254 Programmable ~~Interrupt~~ Interval Timer:



Two modes

(1) Simple mode (2) Continuous mode

→ It has 3 16-bit down counters which helps in producing 3 delays simultaneously.
→ The 16 bit count can go upto FFFFH, hence providing a very large amt. of delay.
All 3 counters are down counters.

The data bus of 8254 is of 8-bits. Thus the count is given in 2 parts: the lower bit followed by the higher bit.



Simple: 4, 3, 2, 1, 0 → (Terminal count)

Continuous: 4 3 2 1 0 4 3 2 1 0 ...



H/w Timer is better than S/w Timer.
µP in case of S/w delay is engaged in doing this & cannot perform any other task.

Gate is like the start signal to the timer to start functionality

gate ⟵ 0 ⟹ stops.

O/p Freq = I/P Freq / count

↳ Freq. generator.

The count that we provide can be either in BCD or HEX.



A_1	A_0	Address
0	0	→ Counter 0
0	1	→ Counter 1
1	0	→ Counter 2
1	1	→ CW (Control word)

Control word Format.



SC_1, SC_0 → Status →

0 0	'0'
0 1	'1'
1 0	'2'
1 1	Read back command

0000. Only
0050 → LB changed
5000 → HB changed
4259 → both bytes changed.