

(1)

Registers Organization:

1. GPR (General purpose).
2. IR (Index)
3. SR (segment)
4. PR (pointer reg)
5. Flag reg.

$\rightarrow \underline{AX}$ → lower order 8 bit
 $\rightarrow \underline{BX}$ → higher order 8 bit, used in ALU data transfer operation.

$\rightarrow \underline{BX} \rightarrow BL, BH$ → result is placed in AX or AL.
 $\rightarrow BX$ is used as address reg to form phys add.

in case of indexed (reg, indexed) addressing mode.

$\rightarrow CX$ → used as default counter in string and loop inst and shift / rotate inst.

$\rightarrow DX$ → used as an implicit operand or destination in far inst.

Segment Register → used as port no. in I/O operations.

CS → 16-bit reg holds the starting add of CS (base) (by 1KB).

1MB is divided into 16 logical segments and each segment holds 64 KB memory.

SS → where stack data is stored. SS can be changed directly using POP inst.

DS → points the data seg. of mem where prog data is stored. (POP, LODS inst)

ES → register points to the base address of data segment of mem where prog data is stored. ES Reg. Can be changed directly using POP or LES inst.

Index Reg → particularly useful for string operation (indexed, base index and relative base index reg addressing mode).

SI, used to store the offset of source data in data seg.

DI → string inst; use DI to access the M.L's in data or extra segment.

GPR.

AH	AL	Accumulates
BH	BL	base
CH	CL	Count
DH	DL	Data

Pointer reg.: contain offset of data (variable, labels, segments).

→ SP: store the base add. of SS. (Hold top of the stack.)

→ BP: use BP to access data in other segments

→ FP: fetch segment just to be executed.

* Flag register!

Memory Segmentation: 8086 has a 20-bit add bus.

it can access 1 MB memory.

Phys. add mem. is divided into

logical segments
64x16

1 MB

→ A fine 8086 work with 64 KB of memory.

mem. segments
64KB

1
2
3
4
5
6
7
8

0000 0H

4 seg. mads.

7
8

1 MB
add range.

15
16 FFFF FH

* Only 4 segments can be addressed at a time.

Code Seg is used for storing the met.
BIG currently

Fetching first code bytes.

SS: A section of memory

set aside to store add.

and data while a

subprogram executes.

DS and ES: used for storing data values to be used in the program.

} There can be any no. of CS, DS, SS, ES depending upon user's program.]

Adv. of Segmentation:


8086 - 16-bit

To access memory, using seg: offset approach instead of 20-bit address.

Segment "offset scheme" requires only 16-bit no. to represent base address and offset add to access any location in a segment.

- Means 8086, manipulate and store only 16-bit quantities.
- This makes for an easier interface with 8-bit and 16-bit wide memory boards and with 16-bit registers ~~as~~ in the 8086.

(2) In a time sharing mode, several users share a CPU.



- * each time CPU accesses this section of code and data.
- * Segmentation makes this switching quite easy.
- * Each user's program can be assigned a separate set of logical segments for its code and data.
- * The user's program will contain offsets or displacements from these segment bases.

* Adv of segmented memory scheme:-

1. Segments & may be overlapped or non-overlapped.
2. Allows the placing of code, data and stack portions of the same program in diff. parts (segments) of the mem. for data and code operation.
3. The Seg. reg. are used to allow the instruction, data or stack portion of a program to be more than 64KB long. It can be achieved by using more than one code, data & stack segments.


* Segment and add reg. comb.

1. CS : IP
2. SG : SP , SS : BP
3. DS : BX DS : SI
4. DS : DI (for other operations)
5. ES : DI (for string operations)

To change from 1st user prog to 2nd user's prog, CPU has to reload the 4 segment registers with the seg. base address assigned to 2nd user program.

⇒ So segmentation, helps to keep user programs, data ~~and~~ from one another, makes switching easier.

(2)



if processor fetch any word (2 byte) diff
cond. apply:-

- both byte maybe data operands
- both bytes contain opcode bits
- one byte may be opcode other maybe data

* When word data comes BTU required 2M/C.

if that depends on "starting byte" i.e. even or odd

If word data is
on even location, it requires only

1R + 1W cycle, even odd

If odd add :- 1st cycle + 2nd cycle

D0-D7 D8-D15

if 16 bit data transfer then, first it goes to 00000 H, then to 00001 H,

BHE, Ad indication		
0	0	2 bytes now
0	1	upper byte odd address
1	0	lower byte even address
1	1	None

8086 Bus cycle:

M/C concept no longer applicable.

- EV executes inst in certain Clk periods.
- These Clk cycles do not constitute any form of m/c cycle.
- BIU fetches inst and operands from the memory.
- Any ext. access to I/O or mem. require four Clk cycles.

4 clk cye. is called bus cycle

→ There are M/M or I/O read buscycle

4 Write

→ 1 Bus cycle = 4 clk periods

→ 20 bit address sent on AD₀-AD₁₅, A₁₆-A₁₉

→ during T₁ carries address.

→ during T₂, AD₀-AD₁₅ remain in high impedance state

→ During T₃ and T₄, data are transmitted on AD₀-AD₁₅.


→ T₂, T₃, T₄ → status signal carried by A₁₆-A₁₉ lines.

→ M/EP is 1, indicates address sent by CPU

→ RD goes low during T₂, Memory feed for when low data can be read by CPU.


→ DT/R is used by 8286, 87, DEN, used by 828683, minimum mode of operation are used to control bidirectional latched buffers.





* Minimum Mode of 8086


* Read cycle timing diagram... min mode 8086




M/I/O
from the
cons. of these
3 pins, we will
confirm that later
Kaha le read ho
kaha hai.

Advanced Memory Configuration

It is a memory write command issued earlier in memory an early indication of a write instruction.]




- In addition to latches and bus transceivers, a bus controller is also employed for this map.
- Bus controller provides various cont. signals to Memories / I/O, peripherals and also to latch and Transceiver.



8086 Interrupts' cycle: Int. means break the seq. operation.

→ CPU int. to handle karta hai.

→ 8086 has two int. pins (NMI, INT)



Interrupts

Hardware

→ An interrupt caused by an ext-device is called hardware

→ NMI → Non maskable
INT → applied to I/O

plus of up.
maskable.

Software


A second source of an int. is execution of the int instruction INT. This is referred to as software int.

The 3rd source of an int. is some error condition produced in the 8086 by the execution of an int.

for eg :- divide by zero. if we attempt to divide an operand by zero, the 8086 will automatically interrupt the currently executing prog.

→ At end of each inst-cycle, 8086 checks to see if any interrupt have been requested. If an int. req, the 8086 respond to the interrupt by stepping through the following series of major activities:

- (1) It decrements SP by 2 and push FR on the stack.
- (2) It disables INTR by clearing the IF.
- (3) TF = 0
- (4) It decrements SP by 2 and pushes current CS contents on stack.
- (5) It dec. stack pointer again by 2 and pushes current IP contents on stack.
- (6) It jumps to start of ISR.



8086 can handle upto 256 hardware & software int's

To store the starting addresses of TSS for 256 int's.

1KB memory from 00000H to 003FFH is set aside.

To store the starting add of each TSS 4 bytes of memory space is needed:-

2 bytes to store CS value

2 bytes ————— IP value.


The starting address of an TSS stored in 1KB memory space is called interrupt vector or interrupt pointers, so the table is referred to as the interrupt-vector table or interrupt pointer table. 256 interrupt pointer have been numbered from 0 to 255. The no. assigned to an IP is known as type of that interrupt. for example type0, type1, --- type 255 interrupt.

→ The lowest five types are dedicated to specific interrupts

→ Interrupts 5 to 31 are reserved by Intel for use in more complex sys.

→ The upper 224 interrupt type from 32 to 255 are available to user for hardware and software interrupts.

the lock signal goes low from T₂ of 1st track cycle to T₂ of 2nd ACK cycle, therefore, HOLD signal request is not honored till the end of 2nd bus cycle.



The vector for each int-type requires 4 Mem locations, when 8086 responds to a particular type interrupt, it automatically multiplies the type by 4 to produce the desired address in the table. It then goes to that address in the table to get the starting address of the ISR.

* NMI can't be disabled, used by MP to handle emergency cond. used in case of power failure to store data and program. > Cnt-electronic lkt needed to detect power failure and to send an int. signal to 8086 through NMI.

(VNTR) Nonmaskable, can be enabled/disabled using IF. → 8086 → INTA → INTA

It encodes true consecutive interrupt ack bus cycle.

1st issue INTA signal to inform the out device to send int-type to 8086 through this no × 4 = 16 bit static addresses from int table.

How
8086 respond to interrupt? example (type 0)

As type 0 is divide by zero interrupt.

For this, 8086 DIV and IDIV inst

DIV! allow us to divide a 16-bit unsigned binary no. in AX by an 8-bit unsigned no. from a specified memory location or register.

The 8-bit result quotient will be left in AL register
"remainder" in AH reg.

Also - 32bit unsigned no in DX and AX by
a 16-bit no in a specified reg or M.L.

16-bit quotient \rightarrow AX

16-bit remainder \rightarrow DX.

My IDIV: used to divide 16/32 bit signed
binary in AX by an 8-bit signed no. in specified
reg or ML. or 32bit signed no in A1 and DX
by 16-bit signed no ~~from~~, specified M.L or
register.

Now if the result of 16-bit no is too large
to fit in AL or quotient from dividing 32
bit difficult to fit in AX, the result of
division is meaningless -

special case: Divide by zero gives infinity.
So whenever the quotient from DIV or IDIV
operation is too large to fit in the result registers.
The 8086 will automatically do a type 0 interrupt.

\rightarrow 1st \rightarrow 8086 \rightarrow decrement SP by 2 and copies flag register to the stack.

\rightarrow Then clear IF and TF.

\rightarrow It saves return address on the stack.

\rightarrow by decrementing SP by 2,

\rightarrow it pushes CS values of return address on the again decrement SP by 2 and pushes IP values on stack.

\rightarrow 8086 then gets the starting address of ISP from the type 0 locations in the interrupt vector table.

It gets CS values from 00002H and 00003H

and IP from 00000H and 00001H.

\rightarrow After the starting address of CS and IP, 8086 then fetches and executes the first inst. of the procedure

IRET \rightarrow loops off IP and increments SP, then pop the values of CS again inc by 2

\rightarrow restores the flags by popping off the stack value and P SP by 2, after that again enable TF and IF flags.

Type 0. Cannot be disabled in any way, so care should be taken while using DSIV or EDIV inst that no. divide by zero cond occurs or if so then simply write an ISR which takes the desired action when an invalid division occurs.

Type 1: single-step interrupt used in monitor programs and debuggers programs.

→ When we tell a system to single-step, it will execute one instruction and stop and wait for further direction from user.

The 8086(TF) and Type 1 int response make it quite easy to implement a single step feature in an 8086 based system.

- If 8086 TF = 1, 8086 will automatically do a type 1 int after each instruction executes.
- When 8086 does a type 1 int, it pushes flag reg on the stack, reset TF and IF and pushes CS and IP values for the next inst. on the stack.
- It then gets CS value for the start of the type 1 ISR from word 00006H and IP from 00004H.
- To set or reset TF, first pushing the flag reg to stack then changing the TF bit to what you want it to be, then popping the flag reg back off the stack.

PUSHF

Push flags on stack

MOVBP, SP

copy SP to BP for use as index

OR WORD PTR[BP+0], 0100H

set TF bit

POPF

Restore flag reg.

To reset TF, simply replace OR inst by AND , WORD PTR[BP+0] OFEFFFH.

Non maskable interrupt - Type 2 :- 23

- 8086 automatically do a type 2 int response when it receives a 0 to 1 transition on its NMI, GPF pin.
- 8086 → push flags on stack
Reset TF and IF,
Push CS and IP for next inst on stack,
Get new CS and IP from address 00000H and 00008H.
- It cannot be disabled
for eg.
- Clean boader has to consider cut-off power failure device fail.
- On system

8086
NMI
GPF means 8087

breakpoint int - type(3) :- produced by execution of the INT 3 int. Used to implement a breakpoint func in a system.

Program {
 inst }
 inst {
 breakpoint }
breakpoint {
 breakpoints
 triggers to
 breakpoint procedure }

* overflow interrupt - type 4! OF will be set
 i) if the signed result of an arithmetic operation
 on two signed numbers is too large to be
 represented in destination reg or mem. location
 for eg.

8 bit, signed no. 01101100 (108 decimal)

$$\begin{array}{r} 01101100 \\ + 01010001 \\ \hline 10111101 \end{array} \quad (89 \text{ decimal})$$

if result we are adding unsigned binary no,
 but not correct in signed result,

for signed operation
 1 in MSB indicates -ve and in 2's complement
 form.

The result, $\begin{array}{r} 10111101 \\ + 00000101 \\ \hline 10000010 \end{array}$, represents -67 decimal
 which is not correct value for 189.)

Two ways to detect and respond to an overflow
 error.

(1) Put the JZ, imm. after the arithmetic
 If the OF is set as a result of arithmetic
 execution will jump to the add specified in
 JZ inst. At this add you can put an error
 routine which responds to the overflow
 in the way you want.

(2) Put an INT0, interrupt on overflow, put INT0
 after arith. operation, if OF is not set when
 686 executes INT0 it will function as an NOP.

Hence, if over flag is set, 8086 will do a type 4 int.
→ when the 8086 do it, it pushes flag reg to stack, reset TF and IF, pushes CS and IP to stack, get new CS and IP from 00012H and 00010H. Just in ISR then perform the desired response to error cond/ from.


Software Interrupts: - type 0 through 255.

- INT inst. cause 256 possible interrupt types in 8086.
- for eg. INT 32, will cause the 8086 to do a type 32 interrupt response -

8086 pushes FR off stack
Reset TF and IP
Put CS and IP

Get new CS and IP from value for the start of an ISP from the Int. point Table in memory.

For IP = 4x type 32
mem is a value = 1128 decimal (80H).



and CS value is two add locations higher → 82H

& Software interrupts produced by INT inst have many uses.

For eg. INT 3 inst use to insert breakpoints in programs for debugging.

INT 0 used to send execution to device by zero ESP without having to run the actual division program.
INT 2 to send direction to an NMI ISP without needing to apply an external signal to the NMI GP of the 8086.

INTR interrupt - 0 through 255

- 8086 INTR & IP allow some external signal to int. execution of a program.
- INTR can be masked so that it can't cause ~~#~~ interrupt.
- If IF = 0, INTR & IP is disabled.
IF can be cleared at any time with CLI (Clear interrupt instruction)
if IF = 1, INTR will be enabled.
IF = 1, by STI (Set Interrupt inst)
- When 8086 is reset, IF is automatically cleared.
- Before 8086 responds to INTR & IP.
- IF = 1 with STI.

8086 was designed this way so that ports, timer, registers etc, can be initialized before the INTR & IP is enabled.


* INTR tells 8086 to get ready to handle interrupt.

Remember that ~~what happens~~ - IF is automatically = 0 as part of response of 8086 to an interrupt.

1st, it prevents a signal on INTR & IP from interrupting a higher priority ISP in progress
If you want another INTR & IP signal to be able to interrupt an ISP in progress, you can execute

INTR pin with an STI just at any time that is a reason for automatically disabling INTR & IP. At start of ISP, it makes sure that if IF = 1, enabled, 8086 will be interrupted. It causes the interrupt to point to an actual ISP, so it would never get lost.

- IRET inst at end of ISR restores flags to the conditions they were in before the procedure by popping the flag register off the stack.
- You will reenable INTR & P. If INTR is still high, it will interrupt 8086 again.
- + If you do not want the 8086 to be interrupted again by same D/P signal, you have to use external hardware to make sure that the signal is made low again before you reenable INTR with the STI inst or before the IRET from the INTR service procedure.



- When 8259 receives IR, it sends an INTR signal to 8086.
- If INTR = 1 with STI inst, 8086 get interrupt from external device.
- 8086 first in 1st M/C cycle, 8086 floats data bus lines AD0-AD7 does INTA and sends out an INTA to 8259 to get ready for next M/C

27


2nd During M/C cycle - 8086 sends out another pulse on INTA op pin, then 8259 puts the interrupt type on lower eight lines of data bus, where it is read by 8086.

→ When 8086 receives interrupt type, it pushes

Flag register

Clear TR & ET flag

Push CS and IP



, then uses the type it read from ext device to get CS and IP for ISP from the Int. pointer-table in memory.



Priority of 8086 Interrupts

Divide error, INTn, TINTO ↑ highest

NMI

INTR

Single-step

↓ lowest

→ Hardware interrupt applications
→ using Interrupts for counting & timing

Assignment
3rd

* Programmable Int. Controller 8259 Used when I/O Transfer
data using Int's and
they are to be connected
to same gate line of jp.

Control, Status & { bidirectional)
Int vector info are transferred over this bus.

RD: Enables 8259 to send various

Status signal on the data bus for CPU

WR

Allow on this pin, enables

8259 to accept command word from CPU. (used to distinguish master & slave cont. word for master 8259, it's 5V, for slave 8259 it is kept at 0)

AD: Address line, acts in conjunction with RD, WR and CS

8259 uses it to interpret command words the CPU


writes and status the CPU wants to read.

CAS₀-CAS₂: Cascade lines in large systems buffers are used to drive data bus

Master = 8259 = 0 Slave = 8259 = 1 buffers are used to drive data bus (when 8259 is used in buffered mode)

SP/EN: Slave program enable buffer. It is related to cascading control.

INT: used to interrupt CPU.




PIC is used when several I/O devices transfer data

using interrupt and they are to be connected to the same interrupt line of the jp. When no of I/O devices < no. of interrupt lines of jp, such controllers are not required. 8259 is a single chip programmable int. controller. It is compatible with 8086, 88, 858P.

→ 28 pin DIP IC, uses N-MOS Tech.

→ requires +5V supply.

8259 and I/O devices




If more than one I/O devices send interrupt requests at the same time, the interrupt controller determines their priority.

→ Sends an interrupt request through INT line.
→ PNP then send INTA line.

→ On receipt of INTA, all lower priority interrupt requests are inhibited.

INTA MP sends two consecutive INTA pulses.



After receiving code, MP send two more INTA pulses. It allows 8259 to send the address of I/O device which is to be served. 8 bits of add is released at the 1st INTA pulse and 8 nibls of add is released at 2nd INTA pulse.

- 8259 sends a binary code to slip up through data bus,
- After receiving code, the processor sends INTA pulses,
- On the receipt of 1st INTA pulse, 8259 makes necessary setting of its internal reg.
- On the 11th 2nd INTA pulse, 8259 sends an 8 bit pointer to the processor.
- 8 bit pointer is used by the processor to compute the starting memory add. of TSS for the concerned I/O device.

I RR: It stores int requests (8-bit reg.)

- When an inter. request is received, the corresponding bit in IRR is set.

ISR: which int is currently being serviced, during the service of an int request, if another higher priority int. becomes active, it will be acknowledged and the control will be transferred from lower priority int(TSS) to higher priority TSS. Thus, more than 1 bit of ISR will be set indicating the no. of int. being serviced.

Priority Resolver: determines the priorities of the ints set in IRR. Takes info from IRR, IMR and ISR to determine whether the new interrupt request is having higher priority or not. If the new

highest req. is having the highest priority.
It is selected and processed. The corresponding bit of ISR will be set during interrupt ack. m/c.

IMR contains a specific bit for each interrupt. It is used to mask or enable individual interrupt. An interrupt can be masked by setting the corresponding bit to 1 in IMR. An interrupt which is masked by software is not recognised and serviced even if the corresponding bit is set in the IER.

Prog. counters / Timer

* Applications used in real time apps for timing & counting functions such as

BCD

binary counting

generation of accurate time delay

n square wave of desired freq.

rate generation

hardware/ software triggered strobe signal

one-shot signal of desired width etc.

NMOS 8254 Software-Programmable

8253 → frequency of ~~4.096 MHz~~

8254 → contain 3, 16-bit counter which can be programmed to operate in several diff. modes.

H MOS → identical in function differences



8253 → Max. 9/8 clock freq. → 2.6 MHz

8254 → 8 MHz (10 MHz for 8254-2)

② 8254 has a read-back feature

allows you to latch the count in all counters and the status of the counter at any point

to data bus



- These counters can be loaded, started and stopped with instructions, so called Software prog.
- To program, you send count bytes and control bytes to the device just as you would send data to a peripheral

Read/Write logic It accepts signals from system bus and generates control signal for operation of 8254.

CS	A1	A0	RD	WR	
0	0	0	0	1	Read count 0
0	0	1	0	1	Read count 1
0	1	0	0	1	Read Count 2
0	0	0	1	0	Load count 0
0	0	1	1	0	" " 1
0	1	0	1	0	" " 2
0	1	1	1	0	Write Mode word
0	1	1	0	1	No operation 3-state
0	X	X	1	1	" " "
1	X	X	X	X	disable 3-state


X - undefined states, may be 0 or 1.

A1	A0	Selects
0	0	count 0
0	1	" 1
1	0	" 2
1	1	Control word register

It is generated from the system address decoder directly	8254 Part	if lower half then, even addresses
use odd address	FF 01	count 0
we are using half of data bus	FF 03	" 1
	FF 05	" 2
	FF 07	Control word reg

Control Word register, when $A_0, A_1 \rightarrow 11$, then

Control word reg is selected



To select counter

SC ₁	SC ₀	Counters
0	0	1
0	1	2
1	0	
1	1	Read back command

RW ₁	RW ₀	Operations
0	0	Counters Latching operation
0	1	Read/Write least significant byte only.
1	0	" " Most "
1	1	" " Least S Byte first, then MS byte

Mode! M₂ | M₁ | M₀


0	0	0	Mode 0: Interrupt on terminal count
0	0	1	Programmable one shot
X	1	0	1/2 rate generator
X	1	1	1/3 Square wave generator
1	0	0	1/4 Software triggered mode
1	0	1	1/5 Hardware " "

BCD 0 → binary counter (8 bits)

1 → BCD counter (4 decades)

* Reading while counting:

There is a command for latching the content of a counter to read its count while count is still going on. Bit pattern for cont. word for latching operation:



→ On receiving latch command.

↓ 8254 latches the content of selected counter into storage registers,

by issuing a normal ↑ PUP reads the content of registers read command.

by RWL or RWD bits. ↓ read operation is done as specified

Operation: 8254 contain 3 counters, it is already

① used for single step operation] of PUP bits.

② other two available for user.


used for various applications like generally programmed baud rate while working with 8251 (monitor).

→ ~~clock~~ clock for 8254 should be less than 2-6 MHz where clock freq of 8085 is 3MHz.

So, 7474 edge triggered FF has been used to divide this clk freq by two. Thus a clk of 1.5 MHz is available on Q₁, and so connected to clk terminal of particular counter.

8254 can be operated in diff modes

- ① Mode 0: Interrupt on terminal count.
- used for generation of accurate time delay.
 - One of the counter is initialised with suitable count for the desired time delay.
 - When counting is over, the counter inter CPU.
 - On interruption, CPU performs the required task which is to be performed after the desired time delay.



- ① First load the control word into CWR.
- ② In this mode, the O/P of counter becomes initially low, after the mode is set.

- ③ After mode selection, the count is loaded by count N.

- ④ Count register is loaded, counting starts if GATE is high. For mode 0 operation, GATE is kept high.
- ⑤ While counting is going on, the counter O/P, OUT remains low.
- ⑥ When terminal count is reached, O/P becomes high and remain high until count is reloaded or a new count is loaded.
- ⑦ If gate made low, if stops counting, when GATE = 1, it starts counting from the resumed value. The count value can be changed any time.

→ After loading new value, it restarts from the new value count.

If 1 byte; it starts counting until after loading the new value of the count.
If 2 bytes, counter stops counting after the 18th bit of the new count is loaded.

→ OUT terminal interrupt the μP.


→ OUT terminal interrupt the μP is used to generate precise time

application. It is used when μcomputer wants to execute one task exactly 't' second after performing another task.


+ Mode 1: Programmable one-shot:

- In mode 1, counter acts as a retriggerable and programmable one-shot.
- 0 to 1 transition of signal applied to CATE acts as a trigger signal.
- OUT becomes initially high.
- After mode set operation, the counter is loaded by a count value of N.
- The counter decrements. COUNT, and OUT goes low for N clk cycles for every low to high transition of the CATE I/P.
- OUT goes low at first neg. edge of clk after the rising edge of gate I/P.
- OUT remains low while counting is going on. It goes high on terminal count. Width of OUT pulse can be varied by varying N. The width of OUT pulse is programmed.

* If the GATE \oplus P is made low to high again, the counter is reloaded by count value N . The counter starts decrementing the count once again, the O/P goes low for N clk pulses again. Thus one shot mode of operation is hysteresis.




* Mode 2 :- Rate generator: In this mode, counter acts as a simple divide by N counter.




- After this O/P becomes high again, and count N is automatically reloaded into counter.
- Again O/P remains high for $(N-1)$ clk pulses and goes low for 1 clk pulse.
- Whole process repeated until gate \oplus P is 1.
- If gate \oplus P = 0, disable counter and O/P stays high.
- When gate returns to high the counter resumes its normal operation and starts from initial count.

* Mode 3 : Counter acts as a Square Wave Generator

- (1) After mode set operation, the counter is loaded by count of value N .
- (2) Gate is kept high.
- (3) For even values of N , the op remains high for $\frac{N}{2}$ clk pulses and then goes low for next $\frac{N}{2}$ clk pulses.
- (4) On terminal count, op state is changed and counter is automatically reloaded with full count and process is repeated.
- (5) For odd values, op remains high for $\frac{N-1}{2}$ clk and low $\frac{N-1}{2}$ clk pulses.
- (6) Counter is disabled, when gate is made low and op stays high.
- (7) When gate = 1, counter resumes its normal operation.



* Mode 4' Software Triggered Mode Stroke



- ① Gate kept high.
- ② Initially, OP high.
- ③ begin counting after count is loaded.
- ④ When count reaches terminal count, OP goes low for 1 clk period. If returns to high then.
- ⑤ The OP signal may be used as stroke.
- ⑥ This is referred to as software triggered stroke because the generation of the stroke signal is triggered by loading the count into the count register.

* Mode 5 Hardware triggered Stroke

- ① gate S/P acts as a trigger.
- ② After mode is set, the OP becomes initially high.
- ③ Count value is loaded.
- ④ Counter starts decrementing, according to low to high transitions of gate S/P.
- ⑤ On terminal count the OP goes low for 1 clk period, then it goes high again.

