

# High performance computing

①

- what is high performance computing & how can do it?
- HPC - divide up the work among numerous linked system.
  - why HPC - Scientific simulation & modelling drive the need for greater computing power.
    - single core processor can not be made that have enough resource for the simulation needed.

## Computer architecture

Flynn's classification  $\Rightarrow$  Michael Flynn (1972) introduced a classification of various computer architectures based on notions of instruction & data streams.


$\rightarrow$  is abstracted by its instruction set, which includes  
{ opcode, addressing modes, register, virtual memory etc.

He has classified computer architecture mainly into four category.

- 1 - SISD (Single instruction stream over a single data stream)
- 2 - SIMD ( " " over multiple " )
- 3 - MISD ( multiple " " " single " )
- 4 - MIMD ( multiple " " " multiple " )

multiple abbreviation. - IS - instruction set  
DS - Data "  
MM - memory module  
SM - shared memory  
CU - Control unit  
PU - processor unit.


# 1- SISD ~~Amiprocessor~~ Architecture.



- Conventional sequential m/c are called SISD computers.

ex. IBM 701, IBM 1620 etc


## 2- SIMD



- Vector computers are equipped with scalar & vector h/w


ex- Illiac IV, STARAN

## 3- MISD-



(4)

mimd =>



Parallel computers are reserved for mimd m/c



Kind of parallelism  $\Rightarrow$   $\rightarrow$  SIMD

① Data parallelism  $\Rightarrow$  The same task run on different data in parallel.

ex- convert all characters in an array to upper case.

② Task parallelism  $\Rightarrow$  different tasks running on the same data.  $\rightarrow$  MIMD

ex- average, minimum, binary & geometric mean.

- no dependencies b/w the task, so all can run in parallel.

③ Hybrid data/task parallelism  $\Rightarrow$

- A parallel pipeline of tasks, each of which might be data parallel.

(F, D, OF, E)

Dependencies & Hazards  $\Rightarrow$

What is dependency  $\Rightarrow$  If two instructions are parallel, they can execute simultaneously in a pipeline of ~~any~~ arbitrary length without causing any stalls, assuming the pipeline has sufficient resources. If two instructions are dependent, they are not parallel and must be executed in sequential order.

There are three types of dependencies.

- ① Data dependence
- ② Control dependence
- ③ Resource dependence.

① Data dependence  $\Rightarrow$  The ordering relationship b/w statements is indicated by the data dependence.



- five types of data dependence :-
- ① flow dependence:  $S_1 \rightarrow S_2$ 
    - ① the control will be coming from  $S_1$  to  $S_2$
    - ② o/p of  $S_1$  will be the i/p of  $S_2$

A statement  $S_2$  is flow dependent on statement  $S_1$  if an execution path exists from  $S_1$  to  $S_2$  and if at least one output of  $S_1$  feeds in as an input to  $S_2$
  - ② Antidependence  $S_1 \nrightarrow S_2$ 

Statement  $S_2$  is antidependent on statement  $S_1$  if  $S_2$  follows  $S_1$  in program order and i/ the o/p of  $S_2$  overlaps the input to  $S_1$ .

$\Rightarrow$

    - ① flow coming from  $S_1$  to  $S_2$
    - ② i/p of  $S_1$  will be the o/p of  $S_2$
  - ③ o/p dependency  $\Rightarrow$  Two statements are o/p dependent if they produce the same o/p.  
denoted by  $S_1 \oplus \rightarrow S_2$
  - ④ I/O dependence  $\Rightarrow S_1 \xrightarrow{I/O} S_2$ 

Read and write are I/O statements. I/O dependence occurs not because the same variable is involved but because the same file is accessed by both I/O statements.

$\Rightarrow$  If both the devices are trying to access the same I/O device. for read & write operation

ex.

$S_1$ :	Read (4), A(I)	// Read Array A from tape unit 4
$S_2$ :	Read (4)	// Read tape unit 4
$S_3$ :	write (4), B(I)	// write Array B, in the tape unit 4
$S_4$ :	Read (4)	// Read tape unit 4

$S_1 \xrightarrow{I/O} S_2$



⑤ Unknown dependence:- The dependence relation b/w two statements cannot be determined in the following situation.

- The subscript of a variable is itself subscripted.
- The subscript does not contain the loop index variable.
- A variable appears more than once with subscripts having different coefficients of the loop variable.
- The subscript is non-linear in the loop index variable.

When one or more of these conditions exist, a conservative assumption is to claim unknown dependence among the statement involved.

Control Dependence  $\Rightarrow$  Ex  $\Rightarrow$  Dependency graph.

S<sub>1</sub>: Load R<sub>1</sub>, A

S<sub>2</sub>: Add R<sub>2</sub>, R<sub>1</sub>

S<sub>3</sub>: move R<sub>1</sub>, R<sub>3</sub>


S<sub>4</sub>: Store B, R<sub>1</sub>

// R<sub>1</sub>  $\leftarrow$  memory(A)


// R<sub>2</sub>  $\leftarrow$  (R<sub>2</sub>) + (R<sub>1</sub>)

// R<sub>1</sub>  $\leftarrow$  (R<sub>3</sub>)


// memory(B)  $\leftarrow$  R<sub>1</sub>




$\Rightarrow$



Anti dependency



O/P dependency




Dependence



Control dependency  $\Rightarrow$  This refers to the situation where the order of execution of statements can not be determined before run time. For example, conditional statements will not be resolved until run time.

Ex  $\Rightarrow$

```
ADD R1, R1, R2
BEQ R1, R3, Label
{
  ADD R2, R3, R4
  SUB R5, R6, R8
  :
}
Label:
{
  MUL R5, R6, R8
  :
}
```



Resource dependency  $\Rightarrow$  This is different from data or control dependence, which demands the independence of the work to be done.

— Resource dependence is concerned with the conflict in using shared resources, such as integer units, floating point units, registers & memory areas, among parallel events.

— When the conflicting resource is an ALU, we call it ALU dependence.

— If the conflict involve workplace storage, we call it storage dependence. In the case of storage dependence, each task must work on independent storage locations or use ~~access~~ protected access to shared writable data.



(2)


Hazard  $\Rightarrow$  The situation when a dependence can cause a problem in a pipeline is called hazard

- So hazard occurs when dependence results in incorrect execution.

The Three types of hazard are possible  $\left\{ \begin{array}{l} \rightarrow \text{Due to read \& write of shared variables by different instructions} \end{array} \right.$


- Consider two instructions I & J. instruction J is assumed to logically follow instruction I according to program order.

① RAW (Read After Write): J tries to read a source before i writes it, so J incorrectly gets old value, this hazard is due to true data dependency or flow dependency.




② WAW (write after write): J tries to write an operand before it is written by i.

WAW hazard causes from output dependence.



③ WAR (write after Read): J tries to write a destination before it is read by i, so that I incorrectly gets the new value. It occurs due to anti-dependency.





$R(i) \cap D(j) \neq \emptyset$  for RAW hazard

$R(i) \cap R(j) \neq \emptyset$  for WAW "


$D(i) \cap R(j) \neq \emptyset$  for WAR "

These conditions are necessary but not sufficient.

notation  $D(i) \rightarrow \text{Domain}(i) \rightarrow \text{input set}$   
 $R(i) \rightarrow \text{Range}(i) \rightarrow \text{O/p set}$

PRAM models  $\Rightarrow$  is a model, which is considered for most of the parallel algorithms. Here multiple processors are attached to a single block of memory. A PRAM model contains —

- A set of similar type of processors.
- All the processors share a common memory unit.
- Processors can communicate among themselves through the shared memory only.
- A memory access unit (MAU) connects the processors with the single shared memory.



Here,  $n$  number of processors can perform independent operations on  $n$  number of data in a particular unit of time.

This may result in simultaneous access of same memory location by different processors. With the shared memory, the model must specify how concurrent read and concurrent write of memory are handled.



5  
four memory-update options are possible.

- Exclusive read (ER)  $\Rightarrow$  This allows at most one processor to read from any memory location in each cycle.
- Exclusive write (EW)  $\Rightarrow$  This allows at most one processor to write into a memory location at a time.
- Concurrent read (CR)  $\Rightarrow$  This allows multiple processors to read the same information from the same memory cell in the same cycle.
- Concurrent write (CW)  $\Rightarrow$  This allows simultaneous writes to the same memory location.

In order to avoid confusion, some policy must be set up to resolve the write conflicts.

Various combinations of the above options lead to several variants of the PRAM model as specified below.

PRAM variants  $\Rightarrow$  Described below are four variants of the PRAM model, depending on how the memory reads and writes are handled.

1. EREW  $\Rightarrow$  Here no two processors are allowed to read from or write to the same memory location at the same time. This is the most restrictive PRAM model.
2. ERCW  $\Rightarrow$  Here no two processors are allowed to read from the same memory location at the same time, but are allowed to write to the same memory location at the same time.
3. CREW  $\Rightarrow$  Here all the processors are allowed to read from the same memory location at the same time, but are not allowed to write to the same memory location at the same time.
4. CRCW  $\Rightarrow$  All the processors are allowed to read from or write to the same memory location at the same time.



There ~~exist~~ The second constraint no discrepancy while the constraint write is further defined as:

Common - all processors write the same value are allowed to complete write if all the values to be written are equal. Any algorithm for this model has to make sure that this condition is satisfied. if not, the algorithm is illegal and the m/c state will be undefined.

Priority - the processors are assigned fixed distinct priorities and the processor with the highest priority is allowed to complete write.

Arbitrary - one randomly chosen processor is allowed to complete write. The algorithm may make no assumptions about processor was chosen.



## Pipelining and super scalar Techniques


(7)

Linear pipeline processor  $\rightarrow$  A linear pipeline processor is a cascade of processing stages which are linearly connected to perform a fixed function over a stream of data flowing from one end to the other. In modern computers, linear pipelines are applied for instruction execution, arithmetic computation, and memory access operations.

- A linear pipeline processor is constructed with  $K$  processing stages. External inputs (operands) are fed into the pipeline at the first stage  $S_1$ . The processed results are passed from stage  $S_i$  to  $S_{i+1}$  for all  $i = 1, 2, \dots, K-1$ . The final result emerges from the pipeline at the stage  $S_K$ .
- Depending on the control of data flow along the pipeline, we model linear pipelines in two categories
  - asynchronous
  - synchronous

Asynchronous model: Data flow b/w adjacent stages in an asynchronous pipeline is controlled by a handshaking protocol. When stage  $S_i$  is ready to transmit, it sends a ready signal to stage  $S_{i+1}$ . After stage  $S_{i+1}$  receives the incoming data, it returns an acknowledge signal to  $S_i$ .

- Asynchronous pipelines are useful in designing communication channels in message passing multicomputers.



- Delay may be different for each stage.
- Throughput rate may be vary.



synchronous model  $\Rightarrow$  - clocked latches are used to interface between stages.

- Upon the arrival of a clock pulse, all latches transfer data to the next stage simultaneously.
- The pipeline stages are combinational logic circuits.
- It is desired to have approximately equal delays in all stages.


The utilization pattern of successive stages in a synchronous pipeline is specified by a reservation table.

- The utilization follows the diagonal streamlining pattern.
- for a  $K$ -stage linear pipeline,  $K$  clock cycles are needed for data to flow through the pipeline.

$\rightarrow$  Time (clock cycles)

	1	2	3	4
Stages.	$S_1$	$S_2$	$S_3$	$S_4$
	X			
		X		
			X	
				X

Reservation table of a four stage linear pipeline



$S_i$  = stage  $i$

$L$  = latch

$T$  = clock period

$T_m$  = maximum stage delay

$d$  = latch delay

~~And~~



clock cycle  $T = \max_i \{T_i\}^* + d = T_m + d$

In general  $T_m \gg d$

Thus implies that maximum stage delay  $T_m$  dominates the clock period.

- The pipeline frequency is defined as the inverse of the clock period

$$f = \frac{1}{T}$$

- if one result is expected to come out of the pipeline per cycle,  $f$  represents the maximum throughput of the pipeline

Clock skewing  $\Rightarrow$  Ideally, we expect the clock pulses to arrive at all stages at the same time. However, due to a problem known as clock skewing, the same clock pulse may arrive at different stages with a time offset of  $s$ .

To avoid a race in two successive stage, we must choose

$$T_m \geq T_{max} + s \quad \& \quad d \leq T_{min} - s$$

when clock skew takes effect

$$d + T_{max} + s \leq T \leq T_m + T_{min} - s$$

In the ideal case (without effect of clock skewing)

$$s = 0, \quad T_{max} = T_m, \quad T_{min} = d$$

here.  $T_{max}$  - time delay of the longest logic path within a stage.

$T_{min}$  - time delay of the shortest logic path within a stage

$\Rightarrow$  Total time in <sup>linear</sup> pipeline for  $K$  stages with  $n$  tasks.  
first task need  $K$  clock cycle  
next  $(n-1)$  "  $(n-1)$  "

Thus the total time required

$$T_K = [K + (n-1)] T$$

where  $T$  is a clock period.

$\Rightarrow$  for non pipelined  $T_1 = n K T$



Speedup factor  $\Rightarrow$

$$S_K = \frac{T_1}{T_K} = \frac{nKT}{KT + (n-1)T} = \frac{nK}{K + (n-1)}$$


Efficiency  $\Rightarrow$

$$E_K = \frac{S_K}{K} = \frac{n}{K + (n-1)}$$

Throughput  $\Rightarrow$  Throughput defined as the number of tasks performed per unit time.

$$H_K = \frac{n}{K + (n-1)T} = \frac{nf}{K + (n-1)}$$

Nonlinear pipeline  $\nRightarrow$  A dynamic pipeline can be reconfigured to perform variable functions at different time. A dynamic pipeline allows feedforward and feedback connections in addition to streamline connections.



A three stage pipeline

Reservation table for op n.

	1	2	3	4	5	6	7	8
S <sub>1</sub>	x					x		x
S <sub>2</sub>		x		x				
S <sub>3</sub>			x		x		x	

Reservation table for function y.

	1	2	3	4	5	6
S <sub>1</sub>	y				y	
S <sub>2</sub>			y			
S <sub>3</sub>		y		y		y