# Lecture 6: Scoreboarding and Tomasulo Algorithm

#### History

- ◆1966: scoreboarding in CDC6600, implementing limited dynamic scheduling
- Three years later: Tomasulo in IBM 360/91, introducing register renaming and reservation station
- Now appearing in todays Dec Alpha, SGI MIPS, SUN UltraSparc, Intel Pentium, IBM PowerPC, and others

#### Scoreboarding Overview

#### Basic idea:

 Use scoreboard to track data (RAW) dependence through register

#### Main points of design:

- Instructions are sent to FU unit if there is no outstanding name dependence
- RAW data dependence is tracked and enforced by scoreboard
- Register values are passed through the register file; a child instruction starts execution after the last parent finishes execution
- Pipeline stalls if any name dependence (WAR or WAW) is detected

#### Machine Correctness

#### E(D,P) = E(S,P) if

- E(D,P) and E(S,P) execute the same set of instructions
- For any inst i, i receives the outputs in E(D,P) of its parents in E(S,P)
- In E(D,P) any register or memory word receives the output of inst j, where j is the last instruction writes to the register or memory word in E(S,P)

Scoreboarding merit: Be able to execute independent instructions in parallel without violating statement 2.

#### Four Stages of Scoreboard Control

#### Fetch first, then

- 1. Issue—decode instructions & check for structural hazards
  - Wait conditions: (1) the required FU is free; (2) no other instruction writes to the same register destination (to avoid WAW)
  - Actions: (1) the instruction proceeds to the FU; (2) scoreboard updates its internal data structure
  - If an instruction is stalled at this stage, no other instructions can proceed
- 2. Read operands—wait until no data hazards, then read operands
  - Wait conditions: all source operands are available
  - Actions: the function unit reads register operands and start execution the next cycle

#### Four Stages of Scoreboard Control

#### 3. Execution—operate on operands (EX)

 Actions: The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

#### 4. Write result—finish execution (WB)

- Wait condition: no other instruction/FU is going to read the register destination of the instruction
- Actions: Write the register and update the scoreboard WAR Example:

```
DIVD F0,F2,F4

ADDD F10,F0,F8

SUBD F8,F8,F14
```

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

#### Code Example

LD F6,34(R2)


LD F2,45(R3)

MULTI F0, F2, F4

SUBD F8, F6, F2


DIVD F10, F0, F6

ADD F6, F8, F2



Operation latencies: load/store 2 cycles, Add/sub 2 cycles, Mult 10 cycles, divide 40 cycle

#### Scoreboard Connections



#### Three Parts of the Scoreboard

- 1. Instruction status—which of 4 steps the instruction is in
- 2. Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy—Indicates whether the unit is busy or not

Op—Operation to perform in the unit (e.g., + or -)

Fi—Destination register

Fj, Fk—Source-register numbers


Qj, Qk—Functional units producing source registers Fj, Fk

Rj, Rk—Flags indicating when Fj, Fk are ready

3. Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

# Scoreboard Example

Instruction s	tatus			Read	Execut	tic Write					
Instruction	j	k	Issue	operan	c comple	et Result	_				
LD F6	34+	R2									
LD F2	45+	R3									
MULT F0	F2	F4									
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Functional u	ınit sta	tus	•		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		No								
	Divid	de	No								
Register res	ult sta	<u>tus</u>									_
Clock			F0	F2	F4	F6	F8	F10	F12		F30
		FU									



```
Instruction status
                            Read
                                    Executic Write
Instruction
                 k
                      Issue operand complet Result
                               2
LD
      F6
           34+
                R2
                        1
      F2
LD
           45+
                R3
MULT FO
           F2
                F4
SUBD F8
           F6
                F2
DIVD F10
           F0
                F6
                F2
ADDD F6
           F8
                                            S1
                                                 S2
                                                      FU for j FU for k Fj?
                                                                             Fk?
Functional unit status
                                    dest
      Time Name
                                            Fi
                                                                             Rk
                      Busv
                            QО
                                    Fi
                                                 Fk
                                                      Qį
                                                              Qk
                                                                      Ri
                      Yes
                            Load
                                    F6
                                                 R2
                                                                             Yes
           Integer
           Mult1
                      No
           Mult2
                      No
           Add
                      No
           Divide
                     No
Register result status
                                                                             F30
                            F2
Clock
                      F0
                                    F4
                                            F6 F8 F10 F12
   2
                FU
                                            Integer
```

Issue 2nd LD?

```
Instruction status
                            Read
                                   Executic Write
Instruction
                 k
                     Issue operand complet Result
                              2
LD
      F6
           34+
                R2
                       1
     F2
LD
           45+
                R3
MULT FO
           F2
                F4
                F2
SUBD F8
           F6
DIVD F10
                F6
           FO
ADDD F6
           F8
                F2
                                           S1
                                                S2
                                                     FU for i FU for k Fi?
                                                                           Fk?
Functional unit status
                                   dest
      Time Name
                     Busv
                            QQ
                                   Fi
                                                Fk
                                                             Qk
                                                                     Ri
                                                                            Rk
                     Yes
                           Load
                                   F6
                                                R2
                                                                            Yes
           Integer
           Mult1
                     No
           Mult2
                     No
           Add
                     No
           Divide
                     No
Register result status
                                                                            F30
Clock
                            F2
                                           F6 F8 F10
                                                            F12
                      F0
                                   F4
                FU
                                           Integer
```

Issue MULT?

Instruction	n status	<u> </u>		Read	Executi	ic Write	)				
Instruction	1 <i>j</i>	k	Issue	operan	d comple	t Resu	<u>ı</u> lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3									
MULT F0	F2	F4									
SUBD F8	F6	F2									
DIVD F1	) F0	F6									
ADDD F6	F8	F2									
<b>Function</b>	l unit st	<u>tatus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tir	ne Nan	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Inte	ger	Yes	Load	F6		R2				Yes
	Mult	t1	No								
	Mult	t2	No								
	Add		No								
	Divi	de	No								
Register ı	esult st	tatus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
4		FU				Integ	er				

<u>Instruction</u>	on sta	atus_			Read	Execution	Write					
Instruction	on	j	k	Issue	operand	complet	Resu	lt				
LD F	6 3	34+	R2	1	2	3	4					
LD F	2 4	45+	R3	5								
MULT F	0 <b>F</b>	<del>-</del> 2	F4									
SUBD F	8 F	<del>-</del> 6	F2									
DIVD F	10 F	<del>-</del> 0	F6									
ADDD F	6 F	<del>-</del> 8	F2									
<b>Function</b>	al un	it sta	<u>tus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
$\mathcal{T}$	ime I	Name	Э	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	I	nteg	er	Yes	Load	F2		R3				Yes
	N	Mult1		No								
	N	Mult2		No								
	A	Add		No								
	[	Divide	е	No								
Register	resu	lt sta	<u>tus</u>									
Clock				F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
5			FU		Integer							

Instruction s	status	<u>-</u>		Read	Execution	Write					
Instruction	j	k	Issue	operand	complet	Resu	lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6							
MULT F0	F2	F4	6								
SUBD F8	F6	F2									
DIVD F10	F0	F6									
ADDD F6	F8	F2									
<u>Functional ι</u>	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	. Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	Yes	Load	F2		R3				Yes
	Mult	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	2	No								
	Add		No								
	Divid	le	No								
Register res	sult sta	atus									
Clock			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
6		FU	Mult1	Integer							

Instruction s	status			Read	Execution	Write					
Instruction	j	k	Issue	operand	complet	Resu	lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7						
MULT F0	F2	F4	6								
SUBD F8	F6	F2	7								
DIVD F10	F0	F6									
ADDD F6	F8	F2									
Functional u	ınit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	er	Yes	Load	F2		R3				Yes
	Mult'	1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	2	No								
	Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divid	le	No						_		
Register res	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
7		FU	Mult1	Integer			Add				

Read multiply operands?

Instruction sta	atus_			Read	Execution	Write					
Instruction	j	k	Issue	operand	complet	Resu	lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+ l	R3	5	6	7						
MULT FO	F2	F4	6								
SUBD F8	F6 I	F2	7								
DIVD F10 F	F0 I	F6	8								
ADDD F6	F8 I	F2									
Functional un	nit stat	<u>us</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time I	Name		Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
I	Intege	r	Yes	Load	F2		R3				Yes
1	Mult1		Yes	Mult	F0	F2	F4	Integer		No	Yes
1	Mult2		No								
,	Add		Yes	Sub	F8	F6	F2		Integer	Yes	No
]	Divide		Yes	Div	F10	F0	F6	Mult1		No	Yes
Register resu	ılt statı	<u>us</u>									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
8	ı	FU	Mult1	Integer			Add	Divide			

Instruction	status	_		Read	Executi	c Write					
Instruction	n <i>j</i>	k	Issue	operan	d comple	t Resu	lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6								
SUBD F8	F6	F2	7								
DIVD F1	) F0	F6	8								
ADDD F6	F8	F2									
<b>Functiona</b>	l unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tir	ne Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	Add		Yes	Sub	F8	F6	F2			Yes	Yes
	Divid	de	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register r	esult st	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
8		FU	Mult1				Add	Divide			

Instruc	ction s	status			Read	Execution	Write					
Instruc	ction	j	k	Issue	operand	d complet	Resu	lt				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9							
SUBD	F8	F6	F2	7	9							
DIVD	F10	F0	F6	8								
ADDD	F6	F8	F2									
<u>Functi</u>	onal ι	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Nam	е	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
	10	Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2	2	No								
	2	Add		Yes	Sub	F8	F6	F2			Yes	Yes
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Regist	ter res	sult sta	atus									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1				Add	Divide			

Read operands for MULT & SUBD? Issue ADDD?

<u>Instru</u>	ction s	status_			Read	Execution	Write					
Instru	ction	j	k	Issue	operand	d complet	Resu	<u>l</u> t				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	Γ <b>F</b> 0	F2	F4	6	9							
SUBE	) F8	F6	F2	7	9	11						
DIVD	F10	F0	F6	8								
ADDE	) F6	F8	F2									
<u>Funct</u>	ional ι	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
	Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	er	No								
	8	Mult1		Yes	Mult	F0	F2	F4			Yes	Yes
		Mult2	2	No								
	0	Add		Yes	Sub	F8	F6	F2			Yes	Yes
		Divid	е	Yes	Div	F10	F0	F6	Mult1		No	Yes
Regis	ter res	sult sta	<u>atus</u>									
Cloc	ck			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
11			FU	Mult1				Add	Divide			

Instruction status		Read	Executi	ic Write	•				
Instruction <i>j k</i>	Issue	operan	d comple	t Resu	<u>l</u> t				
LD F6 34+ R2	1	2	3	4					
LD F2 45+ R3	5	6	7	8					
MULT F0 F2 F4	6	9							
SUBD F8 F6 F2	7	9	11	12					
DIVD F10 F0 F6	8								
ADDD F6 F8 F2									
Functional unit status			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	No								
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register result status									
Clock	F0	F2	F4	F6	F8	F10	F12		F30
<b>12</b> FU	Mult1			_		Divide			

Read operands for DIVD?

Instruction s	status	_		Read	Execution	. Write					
Instruction	j	k	Issue	operand	d complet	Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13								
Functional u	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
6	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	atus									
Clock		_	F0	F2	F4	F6	F8	F10	F12		F30
13		FU	Mult1			Add		Divide			

Instruction	status	_		Read	Execution	Write	ı				
Instruction	n j	k	Issue	operand	d complet	Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F1	) F0	F6	8								
ADDD F6	F8	F2	13	14							
<b>Functiona</b>	l unit st	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tir	ne Nam	пе	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	5 Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult	2	No								
	2 Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	de	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register r	esult st	atus									
Clock			F0	<b>F</b> 2	F4	F6	F8	F10	F12		F30
14		FU	Mult1			Add		Divide			

Instruction :	status			Read	Executi	c Write	•				
Instruction	j	k	Issue	operan	d comple	t Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14							
Functional (	unit sta	atus	•		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
4	· Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
1	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	atus	"								
Clock			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
15		FU	Mult1	-		Add		Divide			

Instruction	status	_		Read	Execution	Write					
Instruction	j	k	Issue	operand	d complet	Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	unit sta	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
3	8 Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
C	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
16		FU	Mult1			Add		Divide			

Instruction s	status	_		Read	Execution	Write					
Instruction	j	k	Issue	operand	d complet	Resu	lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14	16						
Functional u	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
2	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
17		FU	Mult1			Add		Divide			

Write result of ADDD?

Instruction :	status	_		Read	Execution	. Write	ı				
Instruction	j	k	Issue	operand	d complet	Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9							
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14	16						
Functional (	unit sta	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
1	Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
18		FU	Mult1			Add		Divide			

Instruction	status	_		Read	Execution	. Write	•				
Instruction	j	k	Issue	operand	d complet	Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9	19						
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	unit sta	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
C	) Mult	1	Yes	Mult	F0	F2	F4			Yes	Yes
	Mult2	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	le	Yes	Div	F10	F0	F6	Mult1		No	Yes
Register res	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
19		FU	Mult1			Add		Divide			

Instruction	<u>status</u>	_		Read	Execut	ic Write	•				
Instruction	j	k	Issue	operan	d comple	t Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8								
ADDD F6	F8	F2	13	14	16						
<u>Functional</u>	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	de	Yes	Div	F10	F0	F6			Yes	Yes
Register re	sult sta	atus									
Clock			<i>F</i> 0	<b>F</b> 2	F4	F6	F8	F10	F12		F30
20		FU				Add		Divide			

Instruction	status	_		Read	Executi	ic Write	)				
Instruction	j	k	Issue	operand	d comple	t Resu	<u>ı</u> lt				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT FO	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21							
ADDD F6	F8	F2	13	14	16						
<b>Functional</b>	unit sta	atus	•		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Tim	e Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		Yes	Add	F6	F8	F2			Yes	Yes
	Divid	de	Yes	Div	F10	F0	F6			Yes	Yes
Register re	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
21		FU				Add		Divide			

<u>Instruction</u>	status	_		Read	Executi	c Write	,				
Instruction	j	k	Issue	operand	d comple	t Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21							
ADDD F6	F8	F2	13	14	16	22					
<b>Functional</b>	unit sta	<u>atus</u>			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	e	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	jer	No								
	Mult	1	No								
	Mult2	2	No								
	Add		No								
40	Divid	le	Yes	Div	F10	F0	F6			Yes	Yes
Register re	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
22		FU						Divide			

Instruction	<u>status</u>	_		Read	Executi	c Write	•				
Instruction	j	k	Issue	operan	d complet	t Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT F0	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21	61						
ADDD F6	F8	F2	13	14	16	22					
<u>Functional</u>	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	e Nam	ne	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult	2	No								
	Add		No								
(	) Divid	de	Yes	Div	F10	F0	F6			Yes	Yes
Register re	sult sta	atus									
Clock			F0	<b>F</b> 2	F4	F6	F8	F10	F12		F30
61		FU						Divide			

Instruction :	status	_		Read	Executi	c Write	•				
Instruction	j	k	Issue	operan	d comple:	t Resu	<u>l</u> t				
LD F6	34+	R2	1	2	3	4					
LD F2	45+	R3	5	6	7	8					
MULT FO	F2	F4	6	9	19	20					
SUBD F8	F6	F2	7	9	11	12					
DIVD F10	F0	F6	8	21	61	62					
ADDD F6	F8	F2	13	14	16	22					
Functional (	unit sta	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Nam	ne .	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integ	ger	No								
	Mult	1	No								
	Mult2	2	No								
	Add		No								
0	Divid	le	No								
Register res	sult sta	atus									
Clock			F0	F2	F4	F6	F8	F10	F12		F30
62		FU									

#### Scoreboard Scheduling

Inst	Issue	Read operands	Execution complete	
LD	1	2	3	4)
LD	5	6	7	8
MULT	6	9)	19	(20)
SUBD	7	9	11	12)
DIVD	8	21×	61	62
ADDD	(13)	14	16	(22)

#### CDC 6600 Scoreboard

- Speedup 1.7 from compiler; 2.5 by hand BUT slow memory (no cache) limits benefit
- First implement for dynamic scheduling (though limited)
- Limitations of 6600 scoreboard as for dynamic scheduling
  - Stall on name dependence (WAR and WAW), which is not really necessary
  - Instruction parallelism is limited by # of function units
  - No forwarding hardware

### Tomasulo Overview

#### Basic Idea:

- Remove name dependence by renaming register in execution
- Introduce tag-broadcasting in instruction scheduling

#### Main point of design

- Instructions are decoded and then renamed
- Renamed instructions are sent to reservation stations
- Reservation stations track and enforce register data (RAW) dependences
- A child instruction can start execution after the last parent finishes writeback and does broadcasting; in this case, register values are passed through broadcasting
- Prevent an early register write from overwriting the value of a later register write to enforce name dependence (WAR and WAW)

### Three Stages of Tomasulo Algorithm

After fetch and decode,

- 1. Issue—get instruction from FP Op Queue
  If reservation station free (no structural hazard),
  control issues instr & sends operands (renames
  registers).
- 2. Execution—operate on operands (EX)

  When both operands ready then execute;
  if not ready, watch Common Data Bus for result
- 3. Write result—finish execution (WB)

  Write on Common Data Bus to all awaiting units;
  mark reservation station available

Issue: build dependence for new inst Writeback: Wakeup dependent instructions

### Issue Stage and Renaming Table

- Renames its two source registers (source renaming)
- Assigns it to a free RS
- Updates Renaming table (dest renaming)
- Also decodes the inst and read register values in parallel

How would the following inst be renamed?

ADD \$16, \$8, \$9

ADD \$17, \$16, \$16

### Execute Stage

- Only "ready" instructions can join the competition
- There is a select logic to select instructions for FU execution
  - Some policy may be used, e.g. age based
- Non-ready instructions can be "waken up" during writeback of its parent inst

### Writeback and Common Data Bus

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)
  - 64 bits of data + 4 bits of <u>source</u> index (tag)
  - Does the broadcast to every instruction in the fly
- Child instructions do tag matching and update their ready bits and value fields (if the tag matches theirs)

### Code Example

LD F6,34(R2)


LD F2,45(R3)

MULTI F0, F2, F4

SUBD F8, F6, F2


DIVD F10, F0, F6

ADD F6, F8, F2



Operation latencies: load/store 2 cycles, Add/sub 2 cycles, Mult 10 cycles, divide 40 cycle

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2					Load1	No			
LD	F2	45+	R3					Load2	No			
<b>MULT</b>	F0	F2	F4					Load3	No			
SUBD	F8	F6	F2									
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Reser	vation :	<u>Stations</u>			S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Regist	ter resu	ılt status										
Cloc	k			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
0			FU									



Instruction status			Execution	Write					
Instruction j	k	Issue	complete	Result			Busy	<u>Addres</u> s	
LD F6 34+	R2	1				Load1	Yes	34+R2	
LD F2 45+	R3	2				Load2	Yes	45+R3	
MULT F0 F2	F4					Load3	No		
SUBD F8 F6	F2								
DIVD F10 F0	F6								
ADDD F6 F8	F2								
Reservation Station	<u>1S</u>		S1	S2	RS for j	RS for k	(		
Time Name	Busy	<sup>,</sup> Ор	Vj	Vk	Qj	Qk	_		
0 Add1	No								
0 Add2	No								
Add3	No								
0 Mult1	No								
0 Mult2	No								
Register result state	<u>us</u>								
Clock		F0	F2	F4	F6	F8	F10	F12	F30
2	FU		Load2		Load1				

	on status			Execution	Write					
Instruction	on <i>j</i>	k	Issue	complete	Result			Busy	<u>Addres</u> s	
LD F	34+	R2	1	3			Load1	Yes	34+R2	
LD F	2 45+	R3	2				Load2	Yes	45+R3	
MULT F	) F2	F4	3				Load3	No		
SUBD F	8 <b>F</b> 6	F2						,	_	
DIVD F	10 F0	F6								
ADDD F	6 F8	F2								
Reserva	tion Statior	<u>1S</u>		S1	S2	RS for j	RS for k	•		
T	ime Name	Busy	Ор	Vj	Vk	Qj	Qk	_		
	0 Add1	No								
	0 Add2	No								
	Add3	No								
	0 Mult1	Yes	MULTE		R(F4)	Load2				
	0 Mult2	No								
Register	result stat	<u>us</u>								
Clock			F0	F2	F4	F6	F8	F10	F12	F30
3		FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations
- Load1 completing; what is waiting for Load1?

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	s	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4			Load2	Yes	45+R3		
<b>MULT</b>	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6									
ADDD	F6	F8	F2									
Reser	Reservation Stations				S1	S2	RS for j	RS for A	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTE	)	R(F4)	Load2					
	0	Mult2	No									
Regist	er resu	ılt status										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
4			FU	Mult1	Load2		M(34+R2)	Add1				

### Load2 completing; what is waiting for it?

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2									
Reser	eservation Stations				S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	er resu	ılt status										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4								
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reserv	vation	<u>Stations</u>			S1	S2	RS for j	RS for I	<b>(</b>			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	er resu	ılt status										
Cloc	k			F0	F2	F4	<i>F</i> 6	<i>F</i> 8	F10	F12		F30
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7							
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reser	vation :	<u>Stations</u>			S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
	0	Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	er resu	ılt status										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

### Add1 completing; what is waiting for it?

Instru	ction s	tatus_			Execution	Write						
Instru	ction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3				Load3	No			
SUBD	)F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reser	vation	Stations	<u>s</u>		S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	2	Add2	Yes	ADDD	M()-M()	M(45+R3)						
	0	Add3	No									
	7	Mult1	Yes	MULTE	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	ult statu										
Cloc	k			F0	<i>F</i> 2	F4	<i>F</i> 6	F8	F10	F12		F30
8			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6								
Reser	vation :	<u>Stations</u>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	Yes	ADDD	M()朚()	M(45+R3)						
	0	Add3	No									
	6	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	er resu	ılt status										
Cloc	k			F0	<i>F</i> 2	F4	F6	<i>F</i> 8	F10	F12		F30
9			FU	Mult1	M(45+R3)		Add2	M()朚()	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10							
Reserv	Reservation Stations				S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	ADDD	M()朚()	M(45+R3)						
	0	Add3	No									
	5	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	er resu	ılt status										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()朚()	Mult2			

### Add2 completing; what is waiting for it?

Instru	ction s	tatus_			Execution	Write						
Instru	ction	j	k	Issue	complete	Result			Busy	Addres	SS	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	)F6	F8	F2	6	10	11						
Reser	vation	Stations	<u>s</u>		S1	S2	RS for j	RS for I	k			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	4	Mult1	Yes	MULTE	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	ult statu										
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
11			FU	Mult1	M(45+R3)		(M-M)+M()	M()ŠM(	) Mult2			

#### Write result of ADDD here vs. scoreboard?

Instru	uction	status	<u> </u>		Execution	Write						
Instru	uction	j	k	Issue	complete	Result			Busy	Addre	ss	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
MUL	FO	F2	F4	3				Load3	No			
SUB	F8	F6	F2	4	7	8						
DIVE	F10	FO	F6	5								
ADD	F6	F8	F2	6	10	11						
Rese	ervatio	on Stat	<u>ions</u>		S1	S2	RS for j	RS for	k			
	Time	Name	Bus	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	3	Mult1	Yes	MULT	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regi	ster re	esult s	tatus									
Clo	ck			FO	<i>F</i> 2	F4	F6	F8	F10	F12		F30
12			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Address		
LD	F6	6 34+ R2 1 3		4		Load1	No					
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	Reservation Stations				S1	S2	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	2	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	er resu	ılt status	3									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
13			FU	Mult1	M(45+R3)		(M朚)+M()	M()朚()	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	Instruction j k		Issue	complete	Result		Busy		Addres	S		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3				Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reserv	vation	<u>Stations</u>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
	0	Add3	No									
	1	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	Register result status											
Cloc	k			F0	F2	F4	<i>F</i> 6	F8	F10	F12		F30
14			FU	Mult1	M(45+R3)		(M朚)+M()	M()朚()	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	Instruction j k			Issue	complete	Result			Busy	Address		
LD	F6	34+ R2 1 3		4		Load1	No					
LD	F2	45+	R3	2	4	5		Load2	No			
MULT	F0	F2	F4	3	15			Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reser	vation	Stations			S1	S2	RS for j	RS for k	(			
	Time Name Busy Op		Vj	Vk	Qj	Qk						
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
	0	Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	Register result status											
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
15			FU	Mult1	M(45+R3)		(M朚)+M()	M()朚()	Mult2			

Mult1 completing; what is waiting for it?

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD	F6	F8	F2	6	10	11						
Reserv	<b>Reservation Stations</b>				S1	S2	RS for j	RS for k	<u> </u>			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regist	Register result status											
Cloc	k			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
16			FU	M*F4	M(45+R3)		(M朚)+M()	M()朚()	Mult2			

Note: Just waiting for divide

Instruc	ction st	atus_			Execution	Write						
Instruction j k		k	Issue	complete	Result			Busy	Addres	S		
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5								
ADDD F6		F8	F2	6	10	11						
Reser	Reservation Stations				S1	S2	RS for j	RS for k				
	Time	ime Name Busy Op Vj		Vk	Qj	Qk						
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	1	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regist	er resu	ılt status										
Cloc	k			F0	<i>F</i> 2	F4	<i>F</i> 6	<i>F</i> 8	F10	F12		F30
55			FU	M*F4	M(45+R3)		(M朚)+M()	M()朚()	Mult2			

Instruc	ction st	atus_			Execution	Write						
Instruc	ction	j	k	Issue	complete	Result			Busy	Addres	S	
LD	F6	34+	R2	1	3	4		Load1	No			
LD	F2	45+	R3	2	4	5		Load2	No			
<b>MULT</b>	F0	F2	F4	3	15	16		Load3	No			
SUBD	F8	F6	F2	4	7	8						
DIVD	F10	F0	F6	5	56							
ADDD	ADDD F6 F		F2	6	10	11						
Reserv	<b>Reservation Stations</b>				S1	S2	RS for j	RS for k	<u> </u>			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regist	Register result status											
Cloc	k			F0	<i>F</i> 2	F4	F6	F8	F10	F12		F30
56			FU	M*F4	M(45+R3)		(M朚)+M()	M()朚()	Mult2			

### Mult 2 completing; what is waiting for it?

Instruc	ction st	atus_			Exe	cutio	า	Wri	te							
Instruc	ction	j	k	Issue	con	complete		Result					Busy	Addres	SS	
LD	F6	34+	R2	1		3		4				Load1	No			
LD	F2	45+	R3	2		4			5			Load2	No			
MULT	F0	F2	F4	3		15		16				Load3	No			
SUBD	F8	F6	F2	4		7			8							
DIVD	F10	F0	F6	5		56			57							
ADDD			6		10			_11								
Reserv	Reservation Stations				S1	S1		S2			RS for j	RS for k	(			
	Time Name		Busy	Ор	Vj			Vk			Qj	Qk				
	0	Add1	No													
	0	Add2	No													
		Add3	No													
	0	Mult1	No													
	0	Mult2	No													
Regist	er resu	<u>ılt status</u>														
Cloc	Clock			F0	<i>F</i> 2			F4			F6	<i>F</i> 8	F10	F12		F30
57			FU	M*F4	M(4	5+R3	)				(M朚)+M()	M()朚()	M*F4/N	1		

 Again, in-oder issue, out-of-order execution, completion

### Review Dependences

How are dependences are enforced or removed in Tomasulo Algorithm?

- Data dependences (RAW)
- Antidependence (WAR)
- Output Dependence (WAW)

Dependences can be through register or memory.

### Data Dependence Through Register

For any inst i, i receives the outputs in E(D,P) of its parents in E(S,P)

Assume i is dependent on k through register Rx, how does i receives k's output?

- 1. If k.WriteResult → i.Issue:
- 2. If i.Issue → k.WriteResult:
- 3. If i.Issue ↔ k.WriteResult:

In all cases, i must receive the right value.

### Name Dependence Through Register

For any inst i, i receives the outputs in E(D,P) of its parents in E(S,P)

In E(D,P) any register or memory word receives the output of inst j, where j is the last instruction writes to the register or memory word in E(S,P)

#### Assume i is prior to j.

- 1. WAR dependence, i reads some Rx and j writes to it What would happen if j.WriteResult  $\rightarrow$  i.Issue or j.WriteResult  $\rightarrow$  i.Execute?
- 2. WAW dependence, both i and j writes to some Rx What would happen to the register content if j.WriteResult → i.WriteResult?

### What is Tag

Tag is a modern name

- In Tomasulo, RS or load/store buffer index is used as tag.
- Renaming assign new inst a unique tag
- RS stores tags to preserve dependences
- CDB broadcasts tag with data for data passing and wakeup

- Why tag is so chosen?
- What does tag really represent?
- What can be used as tag?

### Tomasulo Summary

- Reservations stations:
  - Increases effective register number
  - Distributes scheduling logic
- Register renaming: Avoids WAR and WAW dependence
- Tag + Data broadcasting for waking up child instructions
- Pros: can be effectively combined with speculative execution
- Cons: CDB broadcasting adds one-cycle delay