
High performance computing eathert is high perfeatmence computing 4 how can do it? HPC - divide up the work among numerous linked system. why MPC - . Scientific simulation of modelling drive the need foot greater computing power. - Single coole procedent con order be made that have enough nesource for the simulation needed. Computer confirtations felynn's cleurification => michael Flynon (1972) inhadued a clumification of vourous computer. conclutectures based on notions of instruction of data freems. 15 101 abstracted by its instruction set, which includes l opcode, Eddreshing moder, oregister; vintual memory etc. He has claimified computer with tecture smally into today catogery SISD (Single influeton spearing over a single data stream) 2 SIMD (" over multiple "1)

3 - MISD (multiple "

4 - mim D. (mulhple ..

11 single 11)

" multiple ")



Mindop of possellalisms > SIMD

1 Data populalism & the same task own on different-

ex- convert all characters in an array to upper care

@ Task ponallelism > defferent tesks numming on the same data. -> misD

- no dependencies blo the task, so all com sum impossibiles

The parallel pipeline of tasks, each of which anight be delta parallel.

(F, D, OF, E)

Dependencies & Razonda >

in a fiphere of all contents of the piperne here sufficient necessary if two impounted one dependent, they are not parallel and must be executed in sequential corder.

There are Thoree types of dependences.

1 Data dependence

2 Combreel depondence

(3) Les ource dependence.

1) Data dependences the andoning sielationship by the data dependence.

The type of data dependence - 0 the control well be comming D flow dependence: S1 → S2 DOIP of S1 will be the 918 of S2 A Statement Sz 151 flow dependent on statement S, if an execution path earth from SI to Sz and If at of least one output es si feed or no an imput to se (2) Antidependence + S1+> S2. Stertement 52 10 antidopendent on statement 51 If S2 fallows S1 in program order and i) the OIP of Sz overlaps the imput to SI. => Oflow Comoning Jown SI to SI @ 91P of SI will be the 01P of SZ (3) of p dependency of Two statesmont over of dependent If they produce the serme 01%. - denoted by s, 0 > sz (4) I/O dependence => S, I/O> S2 Read and write are 710 statements. 710 dependence occure not because the same vovi able 161 invalved but because the same file in oreffered by both. 7/0 statements. a) If both the devices we trying to accen the semme 7/0 derrice four oread 4 write operation ex. 31: Read (4), A(J) // Read Array A from tape unit 4 Si Ravinal (4) 11 Raward tape unit 4 53; write (4) B(I) 11 write Asoray B, in the 11 Record tape unit 4 Su; Reward (u) 5, 31075,

(3) unknown depondence: The dependence orelation by two delterments comonal be determined in the fallowing situation.


The subscript of a variable in itself subscribed.


The subscript close oral contain the Loop index variable.

- A variable appeared more than once with subscripts theorem different coefficients of the less remarks.

The subscript is non-linear in the loop under varidable.

when one an more of these complitions early, a conservative assumption in to clear unknown dependence among the statement invalved.





Combral dependency of the prefers to the situation where the curdency execution of statements com not be determine before own time, for example, conditional statements will not be negatived untill own time.

EX=) ADD R1, R1, R2

BEB R1, R3, Label

[Radd R2, R3, R4

SUB R8, R6, R8

Label:

[Mul Rs, R6, R8

Resource Dependency) This is deferent from data on combical dependence, which demands)

the independence of the work to be done.

- Resource dependence 19 concerned with the conflicts in listing shared messources, such as integer units, floating point units, registers of memory anears, among provedled events.

- when the conflicting nesource is on ALU, we call it

ALU depondence.

- If the conflicts invalve workplace storage, we call
it storage dependence. In the case of storage dependence
each test must coord on independent storage decentions
on use access protected access to shared writable data.

Harzard of the situation when a dependence corn court a problem in a pipeline 107 called insocial - so reazond occurres when dependence negult in im coorect execution.

types of Jule to pread 4 write of shoored voundbles by

Hospidore & different impluetion com

Competer too instruction I of J. instruction J w cusumed to clogically fallow instruction I according so program order.

(1) RAW (Read After write): I trues to second a source before i writer i'l, & J m mooreally gets and value, this hazard is due to true data dependency. on flow dependency.

D(1) write >(R(1)). D(1) (Read) (RU)

(1) WAW (write after write): I trued to write an operand before it in written by i. WAW hazard courses from output dependence.

DID write (RD) D(A) WHIKE B(A)

3) WAR (write onfor Read): I true to write a deshronation before if proceed by i, so that I inconnectly get the enew value. It occurred due to

R(n) Read (D(i)) R(7) (white D(7) R(U) \cap D(J) $\neq \varphi$ for RAW hazard R(J) \cap R(J) $\neq \varphi$ for WAW " D(1) \cap R(J) $\neq \varphi$ for WAR "

These conditions are oncessory but not sufficient

rotation D(1) -+ Domain (3) -> gaput set

R(1) -> Range (1) -> 01p set

PRAM models => 19 a model, which 101 compredered four most of the parallel algrosathans. Here multiple processory one attached to a single black of morrowy. A PRAM model comtains —


- A sel of similar type of procenous.

- All the processors shows a correspon momany unit.

- biocessons can communicate among themselver through the shared memory only.

- A memory access unit (MAU) comments the processors

with the single shared memory.



there, in number of processors can perfoorm implependent operations on an anumber of data in a particular unit unit of time.

This may nexult in simultaneous access of same memory becatem by different processors, with the showed momony, the model must specify how concurrent read and cuncument write of memory are hondled.

Jaw memory - updates option are possible.

- Early sive search (ER) => This allows of most one processor to sread from any memory societiem

in each cycle,

Exclusive write (EW) => TMO allows at most one processor to write into a memory Jocation of a time.

concurrent need (CR) > This allows multiple processor to should the same imparamation from the some memory cell in the some cycle.

Concurrent conite (CW) >> Thup allows simultaneous writes to the some anomary location.

In order to avoid confusion, some policy must be set up to resolve the write conflict a.

vortious combinations of the above options head to several revients of the PRAM model as specified below.

beyon noments => securities person are four noments of the PRAM model, depending on how the memory eneals and writes are formuled.

1 - EREW -> Here no two procenous are allowed to read from on while to the same memory location at the same time. thus is the most sustructible prammade

2- ERCW => Here one two processors one allowed to nead from the same memory location at the same time but are allowed to write to the same memory docation at the same time.

3- CREW => Here all the processorial are allowed to read from the same memory location at the same Home, but one not allowed to write to the same morning agreeteem at the same time.

4. for CRCW = All the processors are allowed to sread from On write to the same momenty location at the some time.

there concurrent write in further defined on:


common - all processors white the same value one allowed to complete write if all the values to be writer are equal. Any algorithm for this model has to make sure that this condition is sotisfied. If not the algorithm is illegal and the mic state will be undefined.

ond the processor with the fughest proxity is allowed to complete write.

Antibitiony - one randomly chosen processor 10 allowed to complete write. The algorithm may note no assumptions about processor was closen.

Tipelining and superscalar techniques. Limean pipeline processorias A linean pipeline processori 10 a conseconde of processing story of which are Imeasily commected to perform a fixed function over a stream of data flowing fower one end to the other. In modern computers, limean pipelines are applied for instruction decertion, authoretic computation, and memory accen - A linear pypelime processor 19 constructed with K processing stages. External imputs (openands) one feel into the pipeline of the first stage St. The processed nesults are passed Brown Stage Si' to Siti for all v=1,2...k-1. The final substitute Depending on the comboal of data flow along the pipeline, emerges proon the pipeline at the stage sx. we model limean pipelines in two categories -asynchownow Asyon chosmous model: Derka flow blow adjacent stages in an asynchownould pipeline 19 contralled by a fromdohakung protocal. when stage si 10 nearly to townsomit, it sends a sweedy signed to stage siti. After Stage Siti neceived the imcoming duta, it neturns on - Asyndrownous pipelmen everyell in designing communication acknowledge signal to si channels in message passing multicomputers. SIP SI Ready S2 SK F Ready Ack Dealy may be oliffer for early stage.

Howyhput rate may be vory.



clock cycle T = max { Ti} +d = Tam +d In general Tom >> d This implies that maximum dage delay ton dominated the clock period. The pipeline frequency 101 defined a 61 the inverse of the closek period ナニテ - if one result in expected to come out of the pipeline per cycle, f supresents the maximum thoughput of the pipeline Clock skewing = 9 deally, we expect the clock pulses to owner at all stages at the same thime. However, due to a problem known on clack skewing, the some clack pulse may arrive at different stages with a time offset of s. To avoid a since in two successive stage, we must choose Tom 7 Times +5 & d & tomin -5 when clock skew takes effect d+toman+S { T { Tom + lomin-S In the ideal case (without effect of clock skewing) 5=0, tomas = tom, toman = d here. Langer - time delay of the longer lagic path within tomm - time delay of the shoulted logic path without adays > Total time in perpetiment for all K steaged with on test. first task need by clock cycle siest (n-1) " (n-1) " This the total time required TK = [K+(m-1)] T where I ia a clock period. =) for non pepelined, Ti = ntT


Speedup factors:
$$S_k = \frac{T_L}{T_K} = \frac{n_K T}{KT + (n_1)T} = \frac{n_K T}{K + (n_1)T}$$

Elfictionary: $S_k = \frac{n_L}{K} = \frac{n_L}{KT + (n_1)T}$

Thowashput & Thoughput defind an the number of task of performed period time.

$$H_K = \frac{n}{K+(n+1)} = \frac{nf}{k+(n+1)}$$

Nonlinear pipeline & A dynamic pipeline com be recomfigured
to perform vevuable functions at different
the perform vevuable functions at different
commections in addition to streamline commections.



Reservation libre few ofp M.

1	1	2	3	4	15	6	7	8
51	X					X		X
51		X		X			100	
Sz			X		X		X	

Reservation table for function y.

	11	21	31	41	5	6
SI	4				7	-
So		1	14			
52		17	1	14	1	17