


TRAFFIC LIGHT CONTOLLER

Name: Mor Vrushabh Bharatbhai

Roll No.: 220002055

Email ID: ee220002055@iiti.ac.in



The six cases present here eventually turn to the six states.

State Diagram:


TMG:7 sec

TY: 2 sec

 $\overline{\text{TTG}}:5$ sec

TSG: 3 sec

➤ The Traffic Light Controller is basically acting as a Mealy Finite State Machine as the next state is dependent on the input as well as the previous states.



State Table:

> The state table is drawn from the state diagram.

resent state ABC	Input	NS Atstit		RYG	M 2 RY 9	T 274	S R14		
#						-	-	- 64	
001	TMG	001	1	001	001	00	101	0	
001	TMG	010]						
010	Ty	010	3	1001	010	100	10	0	
	TY	011	,		4000		1		
011	TT4	011	2	001	100	00	1 1	00	
	TT4	100)	1 700					
100	TY	100	7	010	100	0	10	100	
	TY	101	J		The same				
101	TS 4	101	3	100	100	,	00	001	1
	TSU	110	J					010	t
110	N	110	2	100	10	0	100	010	1
	TY	001	,	1					
111		.000	0	000	0	00	000	000	>

Verilog Code:

```
`timescale 1ns / 1ps
                                                                 27
                                                                           always@(posedge clock out or posedge rst)
     module Traffic Light Controller (
                                                                 28 □
                                                                               begin
 3 :
         input clk, rst,
                                                                 29 □
                                                                               if(rst==1)
 4
         output reg [2:0]light M1,
                                                                 30 🖨
                                                                               begin
         output reg [2:0]light S,
                                                                               ps<=S1;
                                                                 31 '
         output reg [2:0]light MT,
                                                                 32 !
                                                                               count <= 0;
         output reg [2:0]light M2
                                                                 33 🖨
                                                                               end
 8 i
         );
                                                                 34 i
                                                                               else
 9 1
         reg clock out;
                                                                 35 '
                                                                                   case (ps)
10 :
         reg [28:0] cnt=29'd0;
                                                                                       S1: if(count<sec7)</pre>
                                                                 36 !
     parameter Divisor=29'd200000000;
                                                                 37
                                                                                                begin
12 🖯 always@(posedge clk)
                                                                 38 i
                                                                                                ps<=S1;
13 

□ begin
                                                                                                count <= count +1;
                                                                 39 '
14 | cnt<=cnt+29'd1;
                                                                 40
                                                                                                end
15 \(\hat{\text{pif(cnt>=(Divisor-1))}}\)
                                                                                            else
16 \(\hat{\text{cnt}}\) cnt<=29'd0;
                                                                 42
                                                                                                begin
43
                                                                                                ps<=S2;
18 🖨 end
                                                                                                count <= 0;
                                                                  44
19 i
                                                                 45 i
                                                                                                end
20 '
         parameter S1=0, S2=1, S3 =2, S4=3, S5=4, S6=5;
                                                                 46 '
                                                                                       S2: if(count<sec2)
21 !
         reg [3:0]count;
                                                                 47
                                                                                                begin
         reg[2:0] ps;
                                                                 48
                                                                                                ps<=S2;
23 i
         parameter sec7=7, sec5=5, sec2=2, sec3=3;
                                                                 49 i
                                                                                                count <= count +1;
24 !
                                                                 50 '
                                                                                                end
25 :
                                                                 51
26
                                                                 52 i
                                                                                            else
```

Verilog Code:

52	else	78	end
53	begin	79	S5:if(count <sec3)< td=""></sec3)<>
54 ¦	ps<=S3;	80 ¦	begin
55	count<=0;	81	ps<=S5;
56	end	82	count<=count+1;
57 ¦	S3: if(count <sec5)< td=""><td>83</td><td>end</td></sec5)<>	83	end
58	begin	84 ¦	
59	ps<=S3;	85	else
60	count<=count+1;	86	begin
61 ¦	end	87	ps<=S6;
62		88 ¦	count<=0;
63	else	89	end
64	begin	90	
65 ¦	ps<=S4;	91 ¦	S6:if(count <sec2)< td=""></sec2)<>
66	count<=0;	92	begin
67	end	93	ps<=S6;
68	S4:if(count <sec2)< td=""><td>94</td><td>count<=count+1;</td></sec2)<>	94	count<=count+1;
69 ¦	begin	95 ¦	end
70	ps<=S4;	96	
71	count<=count+1;	97	else
72	end	98	begin
73		99 ¦	ps<=S1;
74	else	100	count<=0;
75	begin	101	end
76	ps<=S5;	102	default: ps<=S1;
77	count<=0;	103 🖒	endcase

Verilog Code:

```
104 🖨
                   end
105
106
                   always@(ps)
107
                   begin
108
109
                       case (ps)
110
111
                           S1:
112
                           begin
113
                              light M1<=3'b001;
114
                              light M2<=3'b001;
115
                              light MT<=3'b100;
116
                              light S<=3'b100;
117
                           end
118
                           S2:
119
                           begin
120
                              light M1<=3'b001;
121
                              light M2<=3'b010;
122
                              light_MT<=3'b100;
123
                              light S<=3'b100;
124
                           end
125
                           S3:
126
                           begin
127
                              light_M1<=3'b001;
128
                              light_M2<=3'b100;
                              light MT<=3'b001;
129
```


```
130
                              light S<=3'b100;
131
                           end
132
                           S4:
133
                           begin
134
                              light_M1<=3'b010;
135
                              light_M2<=3'b100;
136
                              light_MT<=3'b010;
137
                              light_S<=3'b100;
138
                           end
139
                           S5:
140
                           begin
141
                              light_M1<=3'b100;
                              light M2<=3'b100;
142
143
                              light_MT<=3'b100;
144
                              light S<=3'b001;
145
                           end
146
                           S6:
147
                           begin
148
                              light M1<=3'b100;
149
                              light M2<=3'b100;
150
                              light MT<=3'b100;
151
                              light S<=3'b010;
152
                           end
153
                           default:
154
                           begin
                              light M1<=3'b000;
155
156
                              light_M2<=3'b000;
157
                              light_MT<=3'b000;
158
                              light_S<=3'b000;
159
                           end
160
                           endcase
161
                   end
162
163
164 🖨 endmodule
```

Testbench:

```
`timescale 1ns / 1ps
                                                                     initial
    module Traffic_Light_Controller_TB;
                                                                  $stop;//to add ps
    reg clk, rst;
                                                          17 

□ initial begin
    wire [2:0]light_M1;
                                                          18
                                                                   rst=0;
    wire [2:0]light_S;
                                                          19
                                                                   #1000000000;
    wire [2:0]light MT;
                                                          20 🖨
                                                                   rst=1;
    wire [2:0]light_M2;
                                                                   #1000000000;
    Traffic Light Controller dut(.clk(clk) , .rst(rst) ,
                                                                   rst=0;
     .light_M1(light_M1) , .light_S(light_S) ,
                                                                   #(1000000000*200);
      .light_M2(light_M2),.light_MT(light_MT) );
10
                                                          24
                                                                   $finish;
11 □ initial begin
                                                          25
                                                                   end
        clk=1'b0; •
12
                                                          26 endmodule
        forever #(1000000000/2) clk=~clk;
13
14 🗎 end
```

Schematic:



Output Waveform:

