## Birla Vishvakarma Mahavidyalaya Engineering College



**Subject: -** Digital System Design (3EL42)
Prof. Chintan Patel

Name: - Vrushti Mehta

**ID Number: -** 21EL093

Division: - 11-B


**Year: -** 2023-24

# Assignment 1

Q-1 Write a Verilog code for 2\*4 decoder.

```
module decoder_24(
1
           input [1:0] x,
 2
 3
           output reg [3:0] y
4
           );
 5
              always @ (*)
 6
7
            begin : mux
            y=4'b0000;
8
            case(x)
9
10
            2'b00 : y[0] = 1'b1;
11
            2'b01 : y[1] = 1'b1;
12
            2'b10 : y[2] = 1'b1;
13
14
            2'b11 : y[3] = 1'b1;
15
16
            endcase
17
            end
18
       endmodule
19
```

```
1
                                          module decoder_24_tb;
                                            reg [1:0]x;
      3
                                                  wire [3:0]y;
                                                   decoder_24 uut(x,y);
      8
                                          initial begin
10
                                                                           \label{thm:smonitor} $$ monitor($time \mid "x0= \%b \mid x1= \%b \mid y1= \%b \mid y2= \%b \mid y3= \%b \mid y4= \%b \mid ,x[0],x[1],y[1],y[2],y[3],y[4]); $$ $$ for $x=1,\dots,x[0]$, $$ $x=1,\dots,x[0]$, $x=1,\dots,x[0]$
11
12
                                          end
                                                               //y = 4*b0000;
13
14
                                                  // decoder_24 uut(x,y);
15
                                                            initial begin
16
                                                                  // y =4'b0000;
17
                                                          #10 x[0]=0 ;x[1]=0;
18
                                                               #10 ×[0]=0 ;×[1]=1;
#10 ×[0]=1 ;×[1]=0;
19
20
 21
                                                               #10 x[0]=1 ;x[1]=1;
22
23
24
25
                                                              initial begin
 26
                                                                    $dumpfile("dump.vcd");
27
28
                                                                    $dumpvars(0);
29
30
                                                               end
31
                                    endmodule
32
```



Q-2 Write a Verilog code for full subtractor.

```
module full_subtractor(
 1
            input x,
 2
 3
            input y,
            input z,
 4
            output diff,
 5
           output borrow
 6
            );
 7
 8
            assign diff = x^y^z;
 9
            assign borrow = \sim x^y \mid \sim x^z \mid y^z;
10
       endmodule
11
```

```
module full_subractor_tb;
       wire diff,borrow;
        initial begin
           $monitor($time | "x = %b | y = %b | z = %b | diff = %b | borrow = %b ",x,y,z,diff,borrow);
10
11
12
         full_subtractor uut(x,y,z,diff,borrow);
       initial begin
16
17
          #000 x=0; y=0; z=0;
18
          #100 x=0; y=0; z=1;
19
          #100 x=0; y=1; z=0;
          #100 x=0; y=1; z=1;
20
         #100 x=1; y=0; z=0;
#100 x=1; y=0; z=1;
21
22
          #100 x=1; y=1; z=0;
         #100 x=1; y=1; z=1;
26
         #100 $finish;
27
28
        end
29
        initial begin
30
31
          $dumpfile("dump.vcd");
         $dumpvars(0);
```


```
At time 0: a=0 b=0, Bin=0, difference=0, borrow=0
At time 1: a=0 b=0, Bin=1, difference=1, borrow=1
At time 2: a=0 b=1, Bin=0, difference=1, borrow=1
At time 3: a=0 b=1, Bin=1, difference=0, borrow=1
At time 4: a=1 b=0, Bin=0, difference=1, borrow=0
At time 5: a=1 b=0, Bin=1, difference=0, borrow=0
At time 6: a=1 b=1, Bin=0, difference=0, borrow=0
At time 7: a=1 b=1, Bin=1, difference=1, borrow=1
```

Q-3 Write a Verilog code for 2-bit comparator.

```
module comparator_2bit(
 1
 2
            input x1,
            input x0,
            input y1,
 4
            input y0,
 5
            output x_greater_than_y,
 6
            output x_less_than_y,
 7
            output x_equal_to_y
 8
 9
            );
            wire a,b;
10
            assign a=(x1^y1);
11
12
            assign b=(x0^y0);
            assign x_greater_than_y = x1*(\sim y1) | (\sim a*x0*(\sim y0));
13
            assign x_less_than_y = (\sim x1)*y1 \mid (\sim a*(\sim x0)*y0);
14
            assign x_equal_to_y = ~b*~a;
15
16
        endmodule
17
```

#### **TESTBENCH:**


```
module comparator_2bit_tb;
2
         reg x0,x1,y0,y1;
         wire x_greater_than_y, x_less_than_y,x_equal_to_y;
         initial begin
            \\$\text{$monitor($time | "x0 = \%b | x1 = \%b | y0 = \%b | y1 = \%b | x\_greater\_than\_y = \%b | x\_equal\_to\_y = \%b | x$}
         end
10
11
          comparator\_2bit \ uut(x0,x1,y0,y1,x\_greater\_than\_y,x\_less\_than\_y,x\_equal\_to\_y);
12
13
14
         initial begin
15
16
            #000 x0=1'b0; x1=1'b0; y0=1'b0; y1=1'b0;
17
           #100 x0=1'b0; x1=1'b1; y0=1'b0; y1=1'b1;
18
            #100 x0=1'b1; x1=1'b0; y0=1'b1; y1=1'b0;
19
            #100 x0=1'b1; x1=1'b1; y0=1'b1; y1=1'b1;
20
21
            #100 $finish;
22
23
24
         end
25
         initial begin
           $dumpfile("dump.vcd");
28
            $dumpvars(0);
29
       endmodule
```



Q-4 Write a Verilog code for 3 bit binary to gray convertor.

```
module grey_3(
 1
           input a,
 2
           input b,
 3
           input c,
 4
           output x,
 5
           output y,
 6
           output z
 7
 8
           );
 9
           assign x = a;
10
           assign y= a^b;
11
           assign z= b^c;
12
13
       endmodule
14
```

```
1
      module grey_3_tb;
 3
        reg a,b,c;
 4
        wire x,y,z;
        initial begin
              monitor(time | "a = \%b | b = \%b | c = \%b | x = \%b | y = \%b | z = \%b ",a,b,c,x,y,z);
 8
10
         end
11
12
          grey_3 uut(a,b,c,x,y,z);
13
          initial begin
14
15
               #0 a=0; b=0; c=0;
16
17
              #100 a=0; b=0; c=1;
              #100 a=0; b=1; c=0;
18
19
              #100 a=0; b=1; c=1;
              #100 a=1; b=0; c=0;
21
             #100 a=1; b=0; c=1;
              #100 a=1; b=1; c=0;
22
              #100 a=1; b=1; c=1;
23
24
               #100 $finish;
26
         end
27
28
         initial begin
             $dumpfile("dump.vcd");
              $dumpvars(0);
30
31
             end
32
      endmodule
```



Q-5 Write a Verilog code for BCD to excess 3 convertor.

```
module bcd_excess3(
 2
             input w,
 3
             input x,
 4
             input y,
 5
             input z,
             output a,
 6
 7
             output b,
             output c,
 8
             output d
 9
10
             );
11
             assign a = w \mid (x*y) \mid (x*z);
12
             assign b = \sim x*y \mid \sim x*z \mid x*(\sim y)*(\sim z);
13
             assign c = \sim(y^z);
14
15
             assign d = \sim z;
16
         endmodule
17
```

```
2
                             module bcd_excess3_tb;
    4
                                             reg w,x,y,z;
    5
                                             wire a,b,c,d;
     6
                                           initial begin
    8
  9
                                                                 \label{eq:monitor} $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid y = \%b \mid z = \%b \mid a = \%b \mid b = \%b \mid c = \%b \mid d = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid y = \%b \mid z = \%b \mid a = \%b \mid b = \%b \mid c = \%b \mid d = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid y = \%b \mid z = \%b \mid a = \%b \mid b = \%b \mid c = \%b \mid d = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid y = \%b \mid z = \%b \mid a = \%b \mid b = \%b \mid c = \%b \mid d = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid x = \%b \mid a = \%b \mid b = \%b \mid a = \%b \mid a = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid x = \%b \mid a = \%b \mid b = \%b \mid a = \%b \mid a = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid "w = \%b \mid x = \%b \mid a = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid x = \%b \mid x = \%b \mid a = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid x = \%b \mid x = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid x = \%b \mid x = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid x = \%b \mid x = \%b",w,x,y,z,a,b,c,d); $$ monitor(\$time \mid x = \%b \mid x = \%b",w,x,y,z,a,b,c,d); $$ $$ monitor(\$time \mid x = \%b \mid x = \%b",w,z,z,a,b,c,d); $$ monitor(\$time \mid x = \%b \mid x = \%b",w,z,z,a,b,c,d); $$ monitor(\$time \mid x = \%b",w,z,z,a,b,c,d); $$ monitor(\$t
10
11
                                               end
12
13
14
                                        bcd_excess3 uut(w,x,y,z,a,b,c,d);
15
16
                                            initial begin
17
18
                                                               #000 w=0; x=0; y=0; z=0;
19
                                                            #100 w=0; x=0; y=0; z=1;
                                                              #100 w=0; x=0; y=1; z=0;
20
21
                                                              #100 w=0; x=0; y=1; z=1;
22
                                                             #100 w=0; x=1; y=0; z=0;
                                                           #100 w=0; x=1; y=0; z=1;
24
                                                             #100 w=0; x=1; y=1; z=0;
25
                                                               #100 w=0; x=1; y=1; z=1;
                                                              #100 w=1; x=0; y=0; z=0;
                                                          #100 w=1; x=0; y=0; z=1;
27
                                                         #100 $finish;
28
29
30
                                         end
31
                                        initial begin
32
33
                                                        $dumpfile("dump.vcd");
34
                                                           $dumpvars(0);
35
                                                      end
36
37
                      endmodule
```

