Birla Vishvakarma Mahavidyalaya Engineering College



Subject:-Digital System Design (3EL42)

Prof.Chintan Patel

Name:-Vrushti Mehta

ID Number:-21EL093

Division:-11

Year:-2023-24

Q1.CLOCK DIVIDER

VERILOG CODE: -

```
module Clock_divider(
    input clock_in,
    output reg clock_out
    );
reg[27:0] counter=28'd0;
parameter DIVISOR = 28'd2;
always @(posedge clock_in)
begin
    counter <= counter + 28'd1;
if(counter>=(DIVISOR-1))
    counter <= 28'd0;
    clock_out <= (counter<DIVISOR/2)?1'b1:1'b0;
end
endmodule</pre>
```


TEST BENCH: -

```
module tb_clock_divider;


reg clock_in;
wire clock_out;
clock_divider uut (
    .clock_in(clock_in),
    .clock_out(clock_out)
);

initial begin
    clock_in = 0;
        forever #10 clock_in = ~clock_in;
end
endmodule
```

RTL SCHEMATIC: -




SYNTHESIS REPORT: -



```
13
      LUT1
                   11
      LUT4
                   11
14
15
      LUT5
                   2|
      LUT6
16
                   81
      | FDRE |
                291
18
      IBUF
                  11
19
      OBUF
                  11
Report Instance Areas:
      |Instance |Module |Cells |
     top
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1046.367 ; gain = 0
```

POWER REPORT: -



Q2. JOHNSON COUNTER

VERILOG CODE: -

```
timescale ins / lps

module johnson_counter(
    input clk,
    input reset,
    output [3:0] out
    );
    reg [3:0] q;

always @(posedge clk)
begin
    if(reset)
    q=4'd0;
    else
    begin
        q[3]<=q[2];
        q[2]<=q[1];
        g[1]<=a[0]:</pre>
```

TEST BENCH: -

```
rimescale lns / lps

module jc_tb;
reg clk,reset;
wire [3:0] out;

johnson_counter dut (.out(out), .reset(reset), .clk(clk));

always
    #5 clk =~clk;

initial begin
    reset=l'bl; clk=l'b0;
    #20 reset= l'b0;
end

initial
    begin
```

```
johnson_counter dut (.out(out), .reset(reset), .clk(clk));


always
    #5 clk =~clk;

initial begin
    reset=1'bl; clk=1'b0;
    #20 reset= 1'b0;
end


initial
    begin
    $monitor( $time, " clk=8b, out= 8b, reset=8b", clk,out,reset);
    #105 $stop;
end

endmodule
```


RTL SCHEMATIC: -



SYNTHESIS REPORT: -



POWER REPORT: -



Q3.RING COUNTER


VERILOG CODE: -

```
ring_counter.v
                                                                                           ? 🗆 🗆 ×
E:/projects.dsd/RING.COUNTER/ring.counter.srcs/sources_1/new/ring_counter.v
Q 🗎 🛧 🥕 🔏 🖺 🛍 🗙 // 🖩 Q
         timescale lns / lps
 2 🖨
        module ring_counter(
          input Clock,
 3
           input Reset,
           output [3:0] Count_out
 6 |
           );
           reg [3:0] Count_temp;
always @(posedge(Clock), Reset)
 7
 8 🖨
 9 🖯
           begin
10 🛡
               if(Reset == 1'bl) begin
11 🖨
                    Count_temp = 4'b0001;
12 🖯
           else if(Clock == 1'bl) begin
13
14 (
                    Count_temp = {Count_temp[2:0],Count_temp[3]}; end
15 🖨
           end
16 :
17 ()
18 :
            assign Count_out = Count_temp;
         endmodule
```


TEST BENCH: -

```
module tb_ring;
    reg Clock;
    reg Reset;
    wire [3:0] Count_out;
    ring counter uut (
        .Clock (Clock),
        .Reset (Reset),
        .Count_out (Count_out)
    1:
    initial Clock = 0;
    always #10 Clock = ~Clock;
    initial begin
        Reset = 1;
        #50;
        Reset = 0;
    end
endmodule
```


RTL SCHEMATIC: -



SYNTHESIS REPORT: -



POWER REPORT:



Q4. 5 INPUT MAJORITY CIRCUIT

VERILOG CODE: -

```
module majority_of_five(
    input [4:0] sw,
    output led
    );


assign led =(sw[0] & sw[1] & sw[2]) |
        (sw[0] & sw[1] & sw[3]) |
        (sw[0] & sw[1] & sw[4]) |
        (sw[0] & sw[2] & sw[3]) |
        (sw[0] & sw[2] & sw[4]) |
        (sw[0] & sw[2] & sw[4]) |
        (sw[1] & sw[2] & sw[3]) |
        (sw[1] & sw[2] & sw[4]) |
        (sw[1] & sw[2] & sw[4]) |
        (sw[1] & sw[3] & sw[4]);
endmodule
```

TEST BENCH:-


```
module majority_of_five_tb;
reg [4:0] sw;
wire led;
majority_of_five cut (.sw(sw),.led(led));
integer k;

initial
begin
    sw = 0;
    for (k=0; k<32; k=k+1)
        #20 sw = k;
        #20 $finish;
end
endmodule</pre>
```


RTL SCHEMATIC:



SYNTHESIS REPORT:-



POWER REPORT:



Q5.PARITY GENERATOR

VERILOG CODE:-

```
parity_generator.v
                                                                                        ? [ [ X
E:/projects.dsd/PARITY.GENERATOR/PARITY.GENERATOR.srcs/sources_1/new/parity_generator.v
    H ← → X □ □ X // ■ Ω
18
        // Additional Comments:
19
20 🖨
21
22
23 🖯
        module parity(
24
           input x,
25
           input y,
26
           input z,
27
            output result
28
            );
    oxor (result, x, y, z);
29
30
31 🖨
         endmodule
32
```

TEST BENCH:-

```
#100;

x = 1;

y = 0;

z = 1;

#100;

x = 1;

y = 1;

z = 0;

#100;

x = 1;


y = 1;

z = 1;

y = 1;

z = 1;
```

RTL SCHEMATIC:-




SYNTHESIS REPORT:-

Start Writing Synthesis Report Report BlackBoxes: | |BlackBox name |Instances | +-+-----Report Cell Usage: ICell | Count | |LUT3 | 118 1| 3| | IBUF | 12 11 OBUF | 13 Report Instance Areas: | | | Instance | Module | Cells |

Finished Writing Synthesis Report: Time (s): cpu = 00:00:16; elapsed = 00:13:45. Memory (MB): peak = 1014.574; gain = 0.000

POWER REPORT:-



Q6.BINARY TO ONE HOT ENCODER

VERILOG CODE:-


```
module decoder_3_8(a, b, c, out);
  input a,b,c;
  output [7:0] out;
  assign out [0] = (~as~bs~c);
  assign out [1] = (~as~bsc);
  assign out [2] = (~asbs~c);
  assign out [3] = (~asbs~c);
  assign out [4] = (as~bs~c);
  assign out [5] = (as~bsc);
  assign out [6] = (asbsc);
  assign out [7] = (asbsc);
  endmodule
```

TEST BENCH:-


```
module test_decoder;
reg a, b,c;
wire [7:0] out;
decoder_3_8 DUT(a,b,c,out);
initial
begin
$monitor($time,"a=%b , b=%b , c=%b , out = %b" , a,b,c,out);
a=0; b=0;c=0;

$ 100
a=0; b=0;c=1;
$100
a=0; b=1;c=0;
$100
a=1; b=1;c=1;
$100
a=1; b=1;c=1;
$100
a=1; b=1;c=1;
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-



Q7. 4-BIT BCD SYNCHRONOUS COUNTER


VERILOG CODE:-

```
Project Summary × 4b_syn_counter.v
E:/projects.dsd/4-BIT BCD SYNCHRONOUS COUNTER/4-BIT BCD SYNCHRONOUS COUNTER.srcs/sources_1/new/4b_syn_counter.v
Q 🗎 🛧 🥕 🐰 🖺 🛍 🗶 // 🎟 🔉
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
21 
module bcd_counter(input clk, reset, output reg [3:0] q);
22 reg [3:0] t;
23 \ensuremath{\bigcirc} always @ (posedge clk) begin
24 🖨
     if (reset)
25 begin
26
     t <= 4'b0000;
27
      q <= 4'b0000;
28 🖨 end
     else
30 ⊝ begin
31
       t <= t + 1;
32  if (t == 4'b1001)
33 🖯 begin
34
       t <= 4'b0000;
35 ⊕
     end
36
      q <= t;
38 🖨 end
39 endmodule
```


TEST BENCH:-

```
40
41
     //testbench
44 - module bcd_counter_tb;
46 | reg reset;
47 wire [3:0] q;
49 bcd_counter DUT(.clk(clk), .reset(reset), .q(q));
     clk = 0;
51
52
       forever #5 clk = ~clk;
53 🗎 end
55 🖯 initial begin
     reset = 1;
      #10 reset = 0;
        $monitor ("T=80t out=8b", $time, q);
      #150 reset = 1:
     #10 reset = 0;
     #200
$finish;
64 ( endmodule
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.609 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 31.8°C

Thermal Margin: 53.2°C (28.1 W)
Effective \$JA: 1.9°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Q8.4-BIT CARRY LOOKAHEAD ADDER


VERILOG CODE:-

```
Description of the property of
```

TEST BENCH:-

```
module TestModule;
reg [3:0] a;
reg [3:0] b;
reg cin;
wire [3:0] sum;
wire cout;
CLA_Adder uut (
.a(a),
.b(b),
.cin(cin),
.sum(sum),
.cout (cout)
initial begin
a = 0;
b = 0;
cin = 0;
#100;
a = 5;
b = 6;
cin = 1;
#100;
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-

Report	BlackE	loxes			
			+		E:
			Instanc		1
			+		
+-+			+		
Renort	Cell U	Isage			
	-+	2020			
1	Cell				
·	-+	+	+		
1	LUT2	1	11		
12	LUT3	1	11		
	LUT4	1	11		
14	LUT5		41		
	LUT6		21		
16	IBUF	1	91		
17	OBUF	1	51		
t	-+	+	+		
Danant	Instar	7	*****		
			+		
1			Module		
·			+		
11	Itop		E	1	231
	75			-	+

POWER REPORT:-



Q9.N-BIT COMPARATOR


VERILOG CODE:-

```
module comparator (
input wire [3:0] a,
    output reg equal,
    output reg lower,
    output reg greater
    always @* begin
     if (a<b) begin
        equal = 0;
        lower = 1;
        greater = 0;
      else if (a==b) begin
        equal = 1;
        lower = 0;
        greater = 0;
      else begin
        equal = 0;
        lower = 0;
        greater = 1;
      end
    end
endmodule
```


TEST BENCH:-

\$display ("PASSED!");
\$finish;
end
endmodule

RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-

Summary


Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

1.009 W Total On-Chip Power: Design Power Budget: Not Specified Power Budget Margin: N/A

Junction Temperature: 26.9°C 58.1°C (30.7 W) Thermal Margin: Effective 9JA: Power supplied to off-chip devices: 0 W Confidence level:

Launch Power Constraint Advisor to find and fix

invalid switching activity



Page 29 21EL093

Q10.SERIAL IN SERIAL OUT SHIFT REGISTER


VERILOG CODE:-

```
module siso_design(input clk,b,output q);
wire w1, w2, w3;
d_ff dutl(.clk(clk),.d(b),.q(wl),.rst());
d_ff dut2(.clk(clk),.d(wl),.q(w2),.rst());
d_ff dut3(.clk(clk),.d(w2),.q(w3),.rst());
d_ff dut4(.clk(clk),.d(w3),.q(q),.rst());
endmodule
// d flip flop
module d_ff (
  input clk,
  input d,
  input rst,
  output reg q);
  always @(posedge clk)
  begin
    if (rst)
      q <= 1'b0;
    else
      q <= d;
  end
endmodule
```


TEST BENCH:-

```
// testbench
module siso_tb();
 reg clk,b;
 wire q;
siso_design uut(.clk(clk),.b(b),.q(q));
) initial
begin
clk=1'b0;
 forever #5clk=~clk;
end
initial
begin
$monitor("clk=8d,b=8d,q=8d",clk,b,q);
initial
begin
b=1;
 #10;
b=1;
#10;
 b=1;
 #10;
 b=0;
 #50;
$finish;
end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-




Q11.SERIAL IN PARALLEL OUT SHIFT REGISTER

VERILOG CODE:-


```
E:/projects.dsd/SIPO.REGISTER/SIPO.REGISTER.srcs/sources_1/new/siso_register.v
 Q 📓 🐟 🥕 🖺 🗈 🗙 // 🕮 🔉
 1 omodule sipo_shift_register_design(input clk,b,output[3:0]q);
      {\tt d\_ff\ dutl(.clk(clk),.d(b),.q(q[3]),.rst());}
      d_ff dut2(.clk(clk),.d(q[3]),.q(q[2]),.rst());
d_ff dut3(.clk(clk),.d(q[2]),.q(q[1]),.rst());
      d_ff dut4(.clk(clk),.d(q[1]),.q(q[0]),.rst());
      // d flip flop
10 |
11  module d_ff (
        input clk,
input d,
input rst,
13 : 14 : 15 : 16 : 17 © 18 © 19 © 20 : 21 :
        output reg q);
         always @(posedge clk)
        begin
if (rst)
          q <= 1'b0;
else
22 🛱
       q <= d;
end
25 endmodule
```

TEST BENCH:-


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-



Q12.PARALLEL IN PARALLEL OUT REGISTER


VERILOG CODE:-

```
timescale ins / lps
module pipo_design(input clk,input [3:0]b,output[3:0]a);
d_ff dl(.clk(clk),.d[p[3]),.q(a[3]),.rst());
d_ff dl(.clk(clk),.d[p[2]),.q(a[3]),.rst());
d_ff dl(.clk(clk),.d[p[1]),.q(a[1]),.rst());
d_ff dl(.clk(clk),.d[p[0]),.q(a[0]),.rst());
d_ff dl(.clk(clk),.d[p[0]),.rst());
d_
```


TEST BENCH:-

```
// test bench
module pipo_tb();
 reg clk;
 reg [3:0]b;
 wire [3:0]a;
 pipo_design uut(.clk(clk),.b(b),.a(a));
initial
begin
 forever #10clk=~clk;
end
initial
begin
 #10;
 b=4'b1000;
 b=4'b0101;
 #10;
 $display ("clk=%d,b=%d,a=%d",clk,b,a);
 #100 $finish;
 end
 endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-




Q13.PARALLEL IN SERIAL OUT REGISTER

VERILOG CODE:-


TEST BENCH:-

```
module Shiftregister_PISO_tb();
reg [3:0]Parallel_in
reg Clk, load;
wire Serial out;
piso_design dut(Clk,load,Parallel_in,Serial_out);
initial begin
Clk=1'b0;
forever #5 Clk=~Clk;
end
initial begin
load=0;b=4'b0101;
#20 load=1;
#20 load=1;
#10 load=0;
#10 load=0;
#100 $finish;
end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-



Q14.BIDIRECTION SHIFT REGISTER


VERILOG CODE:-

```
Project Summary × Schematic × bi_directional_register.v ×
E:/projects.dsd/BIDIRECTIONAL.REGISTER/BIDIRECTIONAL.REGISTER.srcs/sources_1/new/bi_directional_register.v
// Revision 0.01 - File Created
     // Additional Comments:
20 \( \hfrac{1}{2} \) module shift_reg \( \delta \) (parameter MSB = 8) (input d,
     input en,
input dir,
     input rstn,
     output reg [MSB-1:0] out);
27 🖯 always 0 (posedge clk)
28 if (!rstn)
29 out <= 0;
30 ⊕ else begin
31 ⊕ if (en)
32 G case (dir)
33 0 : out <= {out[MSB-2:0], d};
34 1 : out <= {d, out[MSB-1:1]};
35 🖨 endcase
     else
37 ⊝ out <= out;
38 🖒 end
39 endmodule
```


TEST BENCH:-

```
module tb_sr;
  parameter MSB = 16;
   reg data;
  reg clk;
  reg en;
  reg dir;
  reg rstn;
  wire [MSB-1:0] out;
  shift_reg #(MSB) sr0 ( .d (data),
                             .clk (clk),
                            .en (en),
                             .dir (dir),
                             .rstn (rstn),
                             .out (out));
   always #10 clk = ~clk;
  initial begin
     clk <= 0;
     en <= 0;
     dir <= 0;
     rstn <= 0;
     data <= 'hl;
  initial begin
     rstn <= 0;
     #20 rstn <= 1;
        en <= 1;
     repeat (7) @ (posedge clk)
        data <= ~data;
      #10 dir <= 1;
     repeat (7) @ (posedge clk)
        data <= ~data;
      repeat (7) @ (posedge clk);
     $finish;
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-



Q15.PRBS SEQUENCE GENERATOR


VERILOG CODE:-

```
module prbs (rand, clk, reset);
input clk, reset;
output rand;
wire rand;
reg [3:0] temp;
always @ (posedge reset) begin
temp <= 4'hf;
end
always @ (posedge clk) begin
if (-reset) begin
temp <= {temp[0]^temp[1],temp[3],temp[1]};
end
assign rand = temp[0];
endmodule</pre>
```

TEST BENCH:-

```
module pbrs_tb;
 reg clk, reset;
 wire rand;
 prbs pr (rand, clk, reset);
initial begin
forever begin
 clk <= 0;
 #5
 clk <= 1;
  #5
  clk <= 0;
end
end
 initial begin
 reset = 1;
 #12
 reset = 0;
 #90
 reset = 1;
  #12
  reset = 0;
end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-

Start	Writing Syr	nthesis F	Report
lenor	t BlackBoxes		
			+
	ackBox name		
		+	
epor	t Cell Usage	::	
	++		
	Cell Cou	int	
	+		
1	BUFG	21	
2	LUT1	21	
3	LUT2	11	
4	FDRE	81	
5	IBUF	21	
6	OBUF	11	
A	++	+	
Repor	t Instance 1	reas:	
	+	+	+
	Instance	Module	Cells
	+	+	-+
1	top	1	1 16
	+	+	-+

POWER REPORT:-



Q16 & 17. 8-BIT ADDER/SUBTRACTOR


VERILOG CODE:-

```
module par_sub(a,b,cin,diff,bout);
 input [7:0] a;
 input [7:0] b;
 input cin;
 output reg [7:0] diff;
 output reg bout;
 reg [8:0] c;
 integer i;
always @ (a or b or cin)
begin
 c[0]=cin;
if (cin == 0) begin
for ( i=0; i<8 ; i=i+1)
begin
 diff[i] = a[i]^b[i]^c[i];
 c[i+1] = (a[i]sb[i]) | (a[i]sc[i]) | (b[i]sc[i]);
end
end
else if (cin == 1) begin
for ( i=0; i<8 ; i=i+1)
begin
 diff[i]= a[i]^(~ b[i])^c[i];
 c[i+1] = (a[i]&(~b[i]))|(a[i]&c[i])|((~b[i])&c[i]);
end
end
 bout=c[8];
end
endmodule
```

TEST BENCH:-

```
module par_sub_tb
reg [7:0] a;
reg [7:0] b;
reg cin;
wire [7:0] diff;
wire bout;
par_sub_uut (.a(a),.b(b),.cin(cin),.diff(diff),.bout(bout) );
initial begin
#10 a=8'b000000001;b=8'b00000001;cin=1'b0;
#10 a=8'b000000001;b=8'b00000001;cin=1'b1;
#10 a=8'b000000010;b=8'b00000011;cin=1'b0;
#10 a=8'b100000001;b=8'b100000001;cin=1'b0;
#10 a=8'b00011001;b=8'b00110001;cin=1'b0;
#10 a=8'b000000011;b=8'b00000011;cin=1'b1;
#10 a=8'b111111111;b=8'b00000001;cin=1'b0;
#10 a=8'b111111111;b=8'b00000000;cin=1'b1;
#10 a=8'b111111111;b=8'b111111111;cin=1'b0;
#10 $stop;
end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
       |Cell |Count |
       |LUT3 |
13
       ILUT5 |
                141
                 171
       | IBUF |
14
       OBUF |
Report Instance Areas:
       |Instance | Module | Cells |
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1017.555 ; gain = 0.000
```

POWER REPORT:-



Q18. 4-BIT MULTIPLIER


VERILOG CODE:-

```
timescale lns / lps
module multiplier_4_x_4(product,inpl,inp2);
    output [7:0]product;
    input [3:0]inpl;
    input [3:0]inp2;
   assign product[0]=(inpl[0]&inp2[0]);
   wire x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x16,x17;
    HA HA1(product[1],x1,(inpl[1]&inp2[0]),(inpl[0]&inp2[1]));
   FA FA1(x2,x3,inp1[1]&inp2[1],(inp1[0]&inp2[2]),x1);
    FA FA2(x4,x5,(inpl[1]sinp2[2]),(inpl[0]sinp2[3]),x3);
   HA HA2(x6,x7,(inpl[1]sinp2[3]),x5);
   HA HA3(product[2], x15, x2, (inpl[2]&inp2[0]));
    FA FA5(x14,x16,x4,(inpl[2]sinp2[1]),x15);
   FA FA4(x13,x17,x6,(inp1[2]&inp2[2]),x16);
  FA FA3(x9,x8,x7,(inp1[2]&inp2[3]),x17);
    HA HA4(product[3],x12,x14,(inp1[3]&inp2[0]));
    FA FA8(product[4],x11,x13,(inp1[3]&inp2[1]),x12);
    FA FA7 (product[5], x10, x9, (inp1[3]&inp2[2]), x11);
    FA FA6(product[6],product[7],x8,(inpl[3]sinp2[3]),x10);
endmodule
module HA(sout,cout,a,b);
   output sout, cout;
    input a,b;
   assign sout=a^b;
    assign cout=(asb);
endmodule
module HA(sout,cout,a,b);
    output sout, cout;
    input a,b;
    assign sout=a^b;
    assign cout=(asb);
endmodule
module FA(sout,cout,a,b,cin);
    output sout, cout;
    input a,b,cin;
    assign sout=(a^b^cin);
    assign cout=((asb) | (ascin) | (bscin));
endmodule
```

TEST BENCH:-

```
) module tb;
     reg [3:0]inpl;
    reg [3:0]inp2;
     wire [7:0]product;
     multiplier_4_x_4 uut(.inpl(inpl),.inp2(inp2),.product(product));
    initial
    begin
      inpl=10;
       inp2=12;
       #30 ;
       inpl=13;
       inp2=12;
       #30 ;
       inpl=10;
       inp2=22;
       #30 ;
       inpl=11;
       inp2=22;
       #30 ;
       inpl=12;
       inp2=15;
       #30 ;
       $finish;
     end
) endmodule
```

RTL SCHEMATIC:-



SYNTHESIS REPORT:-

	t BlackBoxes				
+-+		+		-	
B1	ackBox name	Instan	ces		
+-+		+		-	
+-+		+	-	l es	
100	t Cell Usage				
	+				
*	Cell Cou				
+	+	+			
11	LUT2	11			
12	LUT4	61			
13	LUT6	111			
14	IBUF	81			
15	OBUF	81			
+	++	+			
Repor	t Instance A	Areas:			
+	+	+	+	+	
1	Instance	Module	(Ce	lls	
+	+	+	-+	+	
11	top	1	1	341	
+	+	+	-+	+	

POWER REPORT:-

Summary

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 4.18 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 32.9°C


Thermal Margin: 52.1°C (27.5 W)

Effective 9JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



Q19.FIXED POINT DIVISION

VERILOG CODE:-

```
initial reg_quotient = 0;
initial reg_working_dividend = 0;
initial reg_working_divisor = 0;
initial reg_count = 0;
assign o_quotient_out[N-2:0] = reg_quotient[N-2:0];
assign o_quotient_out[N-1] = reg_sign;
assign o_complete = reg_done;
assign o_overflow = reg_overflow;
always @( posedge i_clk ) begin
   if ( reg_done && i_start ) begin
        reg_done <= 1'b0;
        reg_count <= N+Q-1;
        reg_working_quotient <= 0;
        reg_working_dividend <= 0;</pre>
        reg_working_divisor <= 0;
        reg_overflow <= 1'b0;
        reg_working_dividend[N+Q-2:Q] <= i_dividend[N-2:0];</pre>
        reg_working_divisor[2*N+Q-3:N+Q-1] <= i_divisor[N-2:0];
        reg_sign <= i_dividend[N-1] ^ i_divisor[N-1];
    else if(!reg_done) begin
        reg_working_divisor <= reg_working_divisor >> 1;
        reg_count <= reg_count - 1;
        // If the dividend is greater than the divisor
        if(reg_working_dividend >= reg_working_divisor) begin
            reg_working_quotient[reg_count] <= 1'bl;</pre>
            reg_working_dividend <= reg_working_dividend - reg_working_divisor;</pre>
```


```
//stop condition
if(reg_count == 0) begin
    reg_done <= 1'bl;
    reg_quotient <= reg_working_quotient;
    if (reg_working_quotient[2*N+Q-3:N]>0)
        reg_overflow <= 1'bl;
        end
    else
        reg_count <= reg_count - 1;
    end
end
end</pre>
```

TEST BENCH:-


```
module Test_Div;
       reg [31:0] i_dividend;
       reg [31:0] i_divisor;
       reg i_start;
       reg i_clk;
        // Outputs
       wire [31:0] o_quotient_out;
       wire o_complete;
       wire o_overflow;
        // Instantiate the Unit Under Test (UUT)
       qdiv uut (
           .i_dividend(i_dividend),
            .i_divisor(i_divisor),
           .i_start(i_start),
           .i_clk(i_clk),
           .o_quotient_out(o_quotient_out),
            .o_complete(o_complete),
            .o_overflow(o_overflow)
       reg [10:0] count;
       initial begin
            // Initialize Inputs
0000
           i_dividend = 1;
           i divisor = 1;
           i_start = 0;
           i_clk = 0;
            count <= 0;
```

```
// Wait 100 ns for global reset to finish
        #100;
        // Add stimulus here
        forever #2 i_clk = ~i_clk;
    end
        always @(posedge i_clk) begin
            if (count == 47) begin
               count <= 0;
               i_start <= 1'b1;
                end
            else begin
               count <= count + 1;
               i_start <= 1'b0;
                end
            end
       always @(count) begin
            if (count == 47) begin
                if ( i_divisor > 32'hlfffffff ) begin
                    i_divisor <= 1;
                    i_dividend = (i_dividend << 1) + 3;
                else
                    i_divisor = (i_divisor << 1) + 1;
                end
            end
    always @(posedge o complete)
        $display ("%b,%b,%b, %b", i_dividend, i_divisor, o_quotient_out, o_overflow);
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-



Q20.MASTER SLAVE JK FLIP FLOP


VERILOG CODE:-

```
module jk_flip_flop_master_slave(Q, Qn, C, J, K, RESETn);
    output Q;
     output Qn;
     input C;
    input J;
    input K;
     input RESETn;
     wire MQ;
     wire MQn;
     wire Cn;
     wire J1;
     wire K1:
     wire J2;
    wire K2;
    assign J2 = !RESETn ? 0 : J1;
    assign K2 = !RESETn ? 1 : K1;
     and(J1, J, Qn);
     and (K1, K, Q);
     not(Cn, C);
     sr_latch_gated master(MQ, MQn, C, J2, K2);
     sr_latch_gated slave(Q, Qn, Cn, MQ, MQn);
endmodule
module sr_latch_gated(Q, Qn, G, S, R);
    output Q;
    output Qn;
    input G;
    input S;
    input R;
    wire
           51;
    wire
          R1;
    and (S1, G, S);
    and (R1, G, R);
    nor (Qn, S1, Q);
    nor (Q, R1, Qn);
endmodule
```


TEST BENCH:-

```
module JK_ff_tb;
 reg C, J, K, RESETn;
 wire Q;
 wire Qn;
 \verb|jk_flip_flop_master_slave|| \verb|jkflipflop(.C(C), .RESETn(RESETn), .J(J), .K(K), .Q(Q), .Qn(Qn) |); \\
initial begin
   $dumpfile("dump.vcd"); $dumpvars;
 $monitor(C, J, K, Q, Qn, RESETn);
 J = 1 b0;
 K = 1'b0;
 RESETn = 1;
 #10
 RESETn=0;
 J=1'b1;
 K=1'b0;
 #100
 RESETn=0;
 J=1'b0;
 K=1'b1;
 #100
 RESETn=0;
 J=1'b1;
 K=1'b1;
 #100
 RESETn=0;
  #100
  RESETn=0;
  J=1'b1;
  K=1'b1;
  #100
  RESETn=0;
  J=1'b0;
  K=1'b0;
  #100
  RESETn=1;
  J=1'b1;
  K=1'b0;
end
  always #25 C <= ~C;
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-



Q21.POSITIVE EDGE DETECTOR


VERILOG CODE:-

```
module pos_edge_detect(clk,nrst,din,dout);
input clk;
input nrst;
input din;
output dout;
reg d_ff;
always @(posedge clk or negedge nrst)
begin
if (!nrst)
d_ff<=1'b0;
else
d ff<=din;
 assign dout=dinss(d ff^din);
endmodule
module d_ff(D,C,a);
input D;
input C;
output a;
reg a;
always @ (posedge C)
begin
a <= D;
end
endmodule
```

TEST BENCH:-

```
module tb;
    reg nrst;
   reg clk;
   reg din;
   wire dout;
   pos_edge_det ped0 ( .nrst(nrst),
                         .clk(clk),
                         .din(din),.dout(dout));
    always #5 clk = ~clk;
    initial begin
        clk <= 0;
        nrst <= 0;
        #15 nrst<= 1;
        #20 nrst<= 0;
        #15 nrst<= 1;
        #10 nrst <= 0;
        #20 $finish;
  end
  initial begin
        $dumpvars;
      $dumpfile("dump.vcd");
    end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-

Repor	t BlackBoxes:						
+-+			+				
	ackBox name In						
	+						
+-+	+-		+				
Renor	t Cell Usage:						
Store and		4					
1	Cell Count	200					
ļ							
11	BUFG	LI					
12	LUT1	14					
13	LUT2	LI					
14	FDCE	L)					
15	IBUF	31					
16	OBUF	L					
+	+	-+					
-	t Instance Area						
1	Instance Me						
·							
11	Itop I	1	81				
			+				

POWER REPORT:-



Q22.BCD ADDER


VERILOG CODE:-

```
module bcd_adder(a,b,carry_in,sum,carry);
     input [3:0] a,b;
     input carry_in;
     output [3:0] sum;
     output carry;
     reg [4:0] sum_temp;
     reg [3:0] sum;
     reg carry;
     always @(a,b,carry_in)
1
    begin
         sum_temp = a+b+carry_in;
Ŀ
         if(sum_temp > 9)
             sum_temp = sum_temp+6;
             carry = 1;
             sum = sum temp[3:0];
                                   end
         else begin
             carry = 0;
             sum = sum_temp[3:0];
         end
1
     end
endmodule
```

TEST BENCH:-

```
module tb bcdadder;
     reg [3:0] a;
     reg [3:0] b;
     reg carry_in;
     wire [3:0] sum;
     wire carry;
     bcd adder uut (
         .a(a),
         .b(b),
         .carry_in(carry_in),
         .sum(sum),
         .carry(carry)
     );
     initial begin
         a = 0; b = 0; carry_in = 0;
                                      #100;
         a = 6; b = 9; carry_in = 0;
                                      #100;
         a = 3; b = 3; carry in = 1;
                                      #100;
         a = 4; b = 5; carry in = 0;
                                       #100;
         a = 8; b = 2; carry in = 0;
                                       #100;
         a = 9; b = 9; carry_in = 1;
                                       #100;
     end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
+-+-----
+-+-----
Report Cell Usage:
     |Cell |Count |
    |LUT3 | 1|
118
    |LUT5 | 2|
|LUT6 | 4|
|IBUF | 9|
|OBUF | 5|
      ILUT5 |
12
13
14
15
Report Instance Areas:
     |Instance |Module |Cells |
|1 |top
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1016.285 ; gain = 0.000
```

POWER REPORT:-



Q23. 4-BIT CARRY SELECT ADDER

VERILOG CODE:-


```
module carry select adder
          ( input [3:0] A,B,
             input cin,
              output [3:0] S,
             output cout
 wire [3:0] temp0, temp1, carry0, carry1;
 fulladder fa00(A[0],B[0],1'b0,temp0[0],carry0[0]);
 fulladder fa01(A[1],B[1],carry0[0],temp0[1],carry0[1]);
 fulladder fa02(A[2],B[2],carry0[1],temp0[2],carry0[2]);
 fulladder fa03(A[3],B[3],carry0[2],temp0[3],carry0[3]);
 fulladder fal0(A[0],B[0],1'b1,temp1[0],carry1[0]);
 fulladder fall(A[1],B[1],carryl[0],templ[1],carryl[1]);
 fulladder fal2(A[2],B[2],carryl[1],templ[2],carryl[2]);
  fulladder fal3(A[3],B[3],carryl[2],templ[3],carryl[3]);
 multiplexer2 mux carry(carry0[3],carry1[3],cin,cout);
 multiplexer2 mux sum0(temp0[0],temp1[0],cin,S[0]);
 multiplexer2 mux suml(temp0[1],temp1[1],cin,S[1]);
 multiplexer2 mux sum2(temp0[2],temp1[2],cin,S[2]);
 multiplexer2 mux_sum3(temp0[3],temp1[3],cin,S[3]);
endmodule
```

```
module fulladder
          ( input a,b,cin,
             output sum, carry
             1:
 assign sum = a ^ b ^ cin;
 assign carry = (a & b) | (cin & b) | (a & cin);
) endmodule
module multiplexer2
          ( input i0,i1,sel,
             output reg bitout
always@(i0,i1,sel)
begin
) if (sel == 0)
     bitout = i0;
     bitout = il;
end
endmodule
```

TEST BENCH:-

```
module tb_adder;
     reg [3:0] A;
     reg [3:0] B;
     reg cin;
     wire [3:0] S;
     wire cout;
     integer i, j, error;
     carry_select_adder uut (
         .A(A),
         .B(B),
         .cin(cin),
          .S(S),
          .cout (cout)
     );
    initial begin
         A = 0;
         B = 0;
         error = 0;
         cin = 0;
      for(i=0;i<16;i=i+1) begin
              for(j=0;j<16;j=j+1) begin
                  A = i;
                  B = j;
                   #10;
                   if({cout,S} != (i+j))
      end
      cin = 1;
      for(i=0;i<16;i=i+1) begin
            for(j=0;j<16;j=j+1) begin
                 A = i;
                 B = j;
                 #10;
                 if({cout,S} != (i+j+1))
                      error <= error + 1;
            end
      end
   end
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-

	t BlackBoxe			
	ackBox name			t I
+-+		+		+
+-+		+		+
	8802922 <u>2</u> 3888			
	t Cell Usage			
0	Cell Co			
	10511 100			
1	LUT3	21		
12	LUT5	41		
13	IBUF	91		
14	OBUF	51		
	++	+		
38	200-201 W SE	20		
	t Instance 1			
teeee I	Instance			
· +		25.00	2.5	- 8
1	Itop	1	1	201
+	+	+	-+	+

POWER REPORT:



Q24.MOORE FSM 1010 SEQUENCE DETECTOR

VERILOG CODE:-


```
module morfsmolp(din, reset, clk, y);
input din;
input clk;
input reset;
output reg y;
reg [2:0] cst, nst;
parameter S0 = 3'b000,
          S1 = 3'b001,
          S2 = 3'b010,
          S3 = 3'b100,
            54 = 3'b101;
always @(cst or din)
begin
 case (cst)
   S0: if (din == 1'b1)
          begin
         nst = S1;
          y=1'b0;
          end
      else nst = cst;
   S1: if (din == 1'b0)
          begin
        nst = S2;
          y=1'b0;
          end
       else
          begin
          nst = cst;
          y=1'b0;
          end
   S2: if (din == 1'b1)
          begin
         nst = S3;
          y=1'b0;
          end
```

```
S3: if (din == 1'b0)
         begin
         nst = S4;
          y=1'b0;
          end
       else
          begin
         nst = S1;
          y=1'b0;
S4: if (din == 1'b0)
          begin
         nst = S1;
         y=1'b1;
         end
         else
         begin
         nst = S3;
         y=1'b1;
          end
   default: nst = S0;
  endcase
always@(posedge clk)
begin
         if (reset)
          cst <= S0;
          else
            cst <= nst;
end
endmodule
```

TEST BENCH:-

```
module morfsmolp_tb;
reg din, clk, reset;
wire y;
morfsmolp ml(din, reset, clk, y);
initial
begin
reset=0
             ;clk=0;din=0;
$monitor($time, , ,"c=8b",clk,,"y=8b",y,,"r=8b",reset,,"d=8b",din);
#10 din=1;
#10 din=0;
#10 din=1;
#10 din=0;
end
always
#5 clk=~clk;
initial
#100 $finish;
endmodule
```


RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-80



Q25. N:1 MUX


VERILOG CODE:-

```
module mux_4_1(
   input [1:0] sel,
   input i0,i1,i2,i3,
   output reg y);


always @(*) begin
   case(sel)
    2'h0: y = i0;
   2'h1: y = i1;
   2'h2: y = i2;
   2'h3: y = i3;
   default: $display("Invalid sel input");
   endcase
end
endmodule
```

TEST BENCH:-

RTL SCHEMATIC:-



SYNTHESIS REPORT:-



POWER REPORT:-

