Design of Parallel and High-Performance Computing

Fall 2019

Lecture: SIMD extensions, AVX, compiler vectorization

Instructor: Tal Ben-Nun & Markus Püschel

TA: Timo Schneider

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

Flynn's Taxonomy

	Single instruction	Multiple instruction
Single data	SISD Uniprocessor	MISD
Multiple data	SIMD Vector computer Short vector extensions	MIMD Multiprocessors VLIW

SIMD Extensions and AVX


- AVX intrinsics
- Compiler vectorization
- The first version of this lecture was created together with Franz Franchetti (ECE, Carnegie Mellon) in 2008
- Joao Rivera helped with the update to AVX in 2019

3

SIMD Vector Extensions




- What is it?
 - Extension of the ISA
 - Data types and instructions for the parallel computation on short (length 2, 4, 8, ...) vectors of integers or floats
 - Names: SSE, SSE2, AVX, AVX2 ...
- Why do they exist?
 - Useful: Many applications have the necessary fine-grain parallelism
 Then: speedup by a factor close to vector length
 - Doable: Relatively easy to design by replicating functional units





Example AVX Family: Floating Point





- Not drawn to scale
- AVX: introduces three-operand instructions (c = a + b vs. a = a + b)
- AVX2: Introduces fused multiply-add (FMA: c = c + a*b)
- Sandy Bridge and later has AVX












```
x86-64 FP Code Example
                                               double ipf (double x[],
                                                          double y[],
                                                          int n) {
                                               int i;
Inner product of two vectors
                                               double result = 0.0;
   ■ Double precision arithmetic
                                               for (i = 0; i < n; i++)
  result += x[i]*y[i];</pre>
   Compiled: not vectorized,
    uses (single-slot) SSE instructions
                                               return result;
ipf:
   xorpd
                                    # result = 0.0
            %xmm1, %xmm1
            %ecx, %ecx
   xorl
                                    \# i = 0
                                    # goto middle
   jmp
            .L8
                                    # loop:
 .L10:
   movslq %ecx,%rax
                                    \# icpy = i
   incl
            %ecx
                                    # i++
   movsd (%rsi,%rax,4), %xmm0
                                    #t = y[icpy]
   mulsd (%rdi,%rax,4), %xmm0
                                    # t *= x[icpy]
   addsd
           %xmm0, %xmm1
                                    # result += t
 .L8:
                                    # middle:
   cmpl
            %edx, %ecx
                                    # i:n
   jl
            .L10
                                    # if < goto loop
   movapd %xmm1, %xmm0
                                    # return result
                                                                               12
```

AVX: How to Take Advantage?



instead of



- Necessary: fine grain parallelism
- Options (ordered by effort):
 - Use vectorized libraries (easy, not always available)
 - Compiler vectorization (this lecture)
 - Use intrinsics (this lecture)
 - Write assembly
- We will focus on floating point and double precision (4-way)

13

SIMD Extensions and AVX

- Overview: AVX family
- AVX intrinsics
- Compiler vectorization

References:

Intel Intrinsics Guide

(easy access to all instructions, nicely done!)

Intel icc compiler manual

Visual Studio manual

Example AVX Family: Floating Point



- Not drawn to scale
- AVX: introduces three-operand instructions (c = a + b vs. a = a + b)
- AVX2: Introduces fused multiply-add (FMA)
- Sandy Bridge and later has AVX

15

Intrinsics


Assem	bŀ	v codec	I C 1	functions
-------	----	---------	-------	-----------

- Expanded inline upon compilation: no overhead
- Like writing assembly inside C
- Floating point:
 - Intrinsics for basic operations (add, mult, ...)
 - Intrinsics for math functions: log, sin, ...

Our introduction is based on icc

- Almost all intrinsics work with gcc and Visual Studio (VS)
- Some language extensions are icc (or even VS) specific

ISA	Coun
MMX	124
SSE	154
SSE2	236
SSE3	11
SSSE3	32
SSE41	61
SSE42	19
AVX	188
AVX2	191
AVX-512	3857
FMA	32
KNC	601
SVML	406
2019	



AVX Intrinsics (Focus Floating Point)

Data types

```
__m256 f; // = {float f0, f1, f2, f3, f4, f5, f6, f7}
__m256d d; // = {double d0, d1, d3, d4}
__m256i i; // 32 8-bit, 16 16-bit, 8 32-bit, or 4 64-bit

ints

ints

ints or floats
```

AVX Intrinsics (Focus Floating Point)

- Instructions
 - Naming convention: _mm256_<intrin_op>_<suffix>
 - Example:

```
// a is 32-byte aligned
double a[4] = {1.0, 2.0, 3.0, 4.0};
__m256d t = _mm256_load_pd(a);
```

p: packedd: double precision

LSB 1.0 2.0 3.0 4.0

Same result as

```
_{m256d} t = _{mm256\_set\_pd(4.0, 3.0, 2.0, 1.0)}
```

19

AVX Intrinsics

Native instructions (one-to-one with assembly)

```
_{\rm mm256\_load\_pd()} \leftrightarrow {\rm vmovapd}
_{\rm mm256\_add\_pd()} \leftrightarrow {\rm vaddpd}
_{\rm mm256\_mul\_pd()} \leftrightarrow {\rm vmulpd}
```

Multi instructions (map to several assembly instructions)

```
_mm256_set_pd()
_mm256_set1_pd()
...
```

Macros and helpers

```
_MM_SHUFFLE()
...
```

Note: not every assembly instruction has a corresponding intrinsic

Intel Intrinsics Guide

- Intel Intrinsics Guide
- Great resource to quickly find the right intrinsics
- Has latency and throughput information for many instructions

Note: Intel measures throughput in cycles, i.e., really shows 1/throughput. Example: Intel throughput 0.33 means throughput is 3 ops/cycle.

21

What Are the Main Issues?

- Alignment is important (256 bit = 32 byte)
- You need to code explicit loads and stores
- Overhead through shuffles
- Not all instructions in SSE (AVX) have a counterpart in AVX (AVX-512)

Reason: building in hardware an AVX unit by pasting together 2 SSE units is easy (e.g., vaddpd is just 2 parallel addpd); if SSE "lanes" need to be crossed it is expensive

SSE vs. AVX vs. AVX-512

	SSE	AVX	AVX-512
float, double	4-way, 2-way	8-way, 4-way	16-way, 8-way
register	16 x 128 bits: %xmm0 - %xmm15	16 x 256 bits: %ymm0 - %ymm15 The lower halves are the %xmms	32 x 512 bits: %zmm0 - %zmm31 The lower halves are the %ymms
assembly ops	addps, mulpd,	vaddps, vmulpd	vaddps, vmulpd
intrinsics data type	m128,m128d	m256,m256d	m512,m512d
intrinsics instructions	_mm_load_ps, _mm_add_pd,	_mm256_load_ps, _mm256_add_pd	_mm512_load_ps, _mm512_add_pd

Mixing SSE and AVX may incur penalties

23

AVX Intrinsics

- Load and store
- Constants
- Arithmetic
- Comparison
- Conversion
- Shuffles

Loads and Stores

Intrinsic Name	Operation	Corresponding AVX Instructions
_mm256_load_pd	Load four double values, address aligned	VMOVAPD ymm, mem
_mm256_loadu_pd	Load four double values, address unaligned	VMOVUPD ymm, mem
_mm256_maskload_pd	Load four double values using mask	VMASKMOVPD ymm, mem
_mm256_broadcast_sd	Load one double value into all four words	VBROADCASTSD ymm, mem
_mm256_broadcast_pd	Load a pair of double values into the lower and higher part of vector.	VBROADCASTSD ymm, mem
_mm256_i64gather_pd	Load double values from memory using indices.	VGATHERPD ymm, mem, ymm

Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_set1_pd	Set all four words with the same value	Composite
_mm256_set_pd	Set four values	Composite
_mm256_setr_pd	Set four values, in reverse order	Composite
_mm256_setzero_pd	Clear all four values	VXORPD
_mm256_set_m128d	Set lower and higher 128-bit parts	VINSERTF128


Tables show only most important instructions in category


load_pd on unaligned pointer: seg fault


25


Skylake: Lat = 1

→ blackboard









Stores Analogous to Loads

Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_store_pd	Store four values, address aligned	VMOVAPD
_mm256_storeu_pd	Store four values, address unaligned	VMOVUPD
_mm256_maskstore_pd	Store four values using mask	VMASKMOVPD
_mm256_storeu2_m128d	Store lower and higher 128-bit parts into different memory locations	Composite
_mm256_stream_pd	Store values without caching, address aligned	VMOVNTPD

Tables show only most important instructions in category


Arithmetic

Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_add_pd	Addition	VADDPD
_mm256_sub_pd	Subtraction	VSUBPD
_mm256_addsub_pd	Alternatively add and subtract	VADDSUBPD
_mm256_hadd_pd	Half addition	VHADDPD
_mm256_hsub_pd	Half subtraction	VHSUBPD
_mm256_mul_pd	Multiplication	VMULPD
_mm256_div_pd	Division	VDIVPD
_mm256_sqrt_pd	Squared Root	VSQRTPD
_mm256_max_pd	Computes Maximum	VMAXPD
_mm256_min_pd	Computes Minimum	VMINPD
_mm256_ceil_pd	Computes Ceil	VROUNDPD
_mm256_floor_pd	Computes Floor	VROUNDPD
_mm256_round_pd	Round	VROUNDPD
_mm256_dp_ps	Single precision dot product	VDPPS
_mm256_fmadd_pd	Fused multiply-add	VFMADD132pd
_mm256_fmsub_pd	Fused multiply-subtract	VFMSUB132pd
mm256 fmaddsub pd	Alternatively fmadd, fmsub	VFMADDSUB132pd

Tables show only most important instructions in category

Arithmetic

Skylake: Lat = 4 Tp = 2



```
c = _mm256_add_pd(a, b);
```

analogous:

```
c = _mm256_sub_pd(a, b);
c = _mm256_mul_pd(a, b);
```

→ blackboard

Example

```
void addindex(double *x, int n) {
  for (int i = 0; i < n; i++)
    x[i] = x[i] + i;
}</pre>
```

```
#include <immintrin.h>

// n a multiple of 4, x is 32-byte aligned
void addindex_vec(double *x, int n) {
    __m256d index, x_vec;

for (int i = 0; i < n; i+=4) {
    x_vec = _mm256_load_pd(x+i);
    index = _mm256_set_pd(i+3, i+2, i+1, i); // create vector with indexes
    x_vec = _mm256_add_pd(x_vec, index); // add the two
    __mm256_store_pd(x+i, x_vec); // store back
}
</pre>
```

Is this the best solution?

No! _mm256_set_pd may be too expensive

Example

```
void addindex(double *x, int n) {
  for (int i = 0; i < n; i++)
    x[i] = x[i] + i;
}</pre>
```

```
#include <immintrin.h>

// n a multiple of 4, x is 32-byte aligned
void addindex_vec(double *x, int n) {
    __m256d x_vec, init, incr, ind;


ind = _mm256_set_pd(3, 2, 1, 0);
incr = _mm256_set1_pd(4);
for (int i = 0; i < n; i+=4) {
    x_vec = _mm256_load_pd(x+i);
    x_vec = _mm256_add_pd(x_vec, ind);
    ind = _mm256_add_pd(ind, incr);
    __mm256_store_pd(x+i, x_vec);
}
</pre>
// load 4 doubles
// add the two
ind = _mm256_add_pd(ind, incr);
// update ind
_mm256_store_pd(x+i, x_vec);
// store back
}
```

Code style helps with performance! Why?


35


Arithmetic

Skylake: Lat = 4 Tp = 2



 $c = _mm256_max_pd(a, b);$






Example

```
// n is even, low pass filter on complex numbers
// output z is in interleaved format
void clp(double *re, double *im, double *z, int n) {
  for (int i = 0; i < n; i+z2) {
    z[i] = (re[i] + re[i+1])/2;
    z[i+1] = (im[i] + im[i+1])/2;
  }
}</pre>
```

39

Arithmetic (FMA)

Skylake: Lat = 4 Tp = 2




```
d = _mm256_fmadd_pd(a, b, c);
```

analogous:

```
d = _mm256_fmsub_pd(a, b, c);
```


Example // y = a + x^2 on complex numbers, a is constant void complex_square(double *a, double *x, double *y, int n) { for (int i = 0; i < n; i+=2) { y[i] = a[0] + x[i]*x[i] - x[i+1]*x[i+1];y[i+1] = a[1] + 2.0*x[i]*x[i+1];#include <immintrin.h> not vectorized! void complex square fma(double *a, double *x, double *y, int n) { __m128d re, im, a_re, a_im, two; two = $_{mm_set_sd(2.0)}$; $a_re = _mm_set_sd(a[0]);$ Performance [Flops/cycle] a im = _mm_set_sd(a[1]); for (int i = 0; i < n; i+=2) { x_re = _mm_load_sd(x+i); 2.4 $x_{im} = _{mm}load_{sd}(x+i+1);$ re = _mm_fmadd_sd(x_re, x_re, a_re); re = _mm_fmadd_sd(x_im, x_im, re); 0.8 = _mm_mul_sd(two, x_re); = _mm_fmadd_sd(im, x_im, a_im); Λ _mm_store_sd(y+i, re); .10 .100 10.000 100.000 1000.000 vector size _mm_store_sd(y+i+1, im); 41



Comparisons

Intrinsic Name	Macro for operation	Operation
_mm256_cmp_pd	_CMP_EQ_OQ	Equal
(VCMPPD)	_CMP_EQ_UQ	Equal (unordered)
	_CMP_GE_OQ	Greater Than or Equal
	_CMP_GT_OQ	Greater Than
	_CMP_LE_OQ	Less Than or Equal
	_CMP_LT_OQ	Less Than
	_CMP_NEQ_OQ	Not Equal
	_CMP_NEQ_UQ	Not Equal (unordered)
	_CMP_NGE_UQ	Not Greater Than or Equal (unordered)
	_CMP_NGT_UQ	Not Greater Than (unordered)
	_CMP_NLE_UQ	Not Less Than or Equal (unordered)
	_CMP_NLT_UQ	Not Less Than (unordered)
	_CMP_TRUE_UQ	True (unordered)
	_CMP_FALSE_OQ	False
	_CMP_ORD_Q	Ordered
	_CMP_UNORD_Q	Unordered

Tables show only most important instructions in category



Example

```
void fcond(double *x, size_t n) {
  int i;

for(i = 0; i < n; i++) {
   if(x[i] > 0.5)
      x[i] += 1.;
   else x[i] -= 1.;
  }
}
```

45

Vectorization





Picture: www.druckundbestell.d

Conversion

Intrinsic Name	Operation	Correspondin g AVX Instruction
_mm256_cvtepi32_pd	Convert from 32-bit integer	VCVTDQ2PD
_mm256_cvtepi32_ps	Convert from 32-bit integer	VCVTDQ2PS
_mm256_cvtpd_epi32	Convert to 32-bit integer	VCVTPD2DQ
_mm256_cvtps_epi32	Convert to 32-bit integer	VCVTPS2DQ
_mm256_cvtps_pd	Convert from floats	VCVTPS2PD
_mm256_cvtpd_ps	Convert to floats	VCVTPD2PS
_mm256_cvttpd_epi32	Convert to 32-bit integer with truncation	VCVTPD2DQ
_mm256_cvtsd_f64	Extract	MOVSD
_mm256_cvtss_f32	Extract	MOVSS

Tables show only most important instructions in category


47

Skylake: Lat = -


Tp = -

Conversion

double _mm256_cvtsd_f64(__m256d a)




double d;
d = _mm_cvtsd_f64(a);




Shuffles


Intrinsic Name	Operation	Corresponding AVX Instruction
_mm256_unpackhi_pd	Unpack High	VUNPCKHPD
_mm256_unpacklo_pd	Unpack Low	VUNPCKLPD
_mm256_movemask_pd	Create four-bit mask	VMOVMSKPD
_mm256_movedup_pd	Duplicates	VMOVDDUP
_mm256_blend_pd	Selects data from 2 sources using constant mask	VBLENDPD
_mm256_blendv_pd	Selects data from 2 sources using variable mask	VBLENDVPD
_mm256_insertf128_pd	Insert 128-bit value into packed array elements selected by index.	VINSERTF128
_mm256_extractf128_pd	Extract 128-bits selected by index.	VEXTRACTF128
_mm256_shuffle_pd	Shuffle	VSHUFPD
_mm256_permute_pd	Permute	VPERMILPD
_mm256_permute4x64_pd	Permute 64-bits elements	VPERMPD
_mm256_permute2f128_pd	Permute 128-bits elements	VPERM2F128

Tables show only most important instructions in category





Example (Continued From Before) void fcond(double *x, size_t n) { int i; for(i = 0; i < n; i++) {</pre> if(x[i] > 0.5)x[i] += 1.; 4-10x speedup else x[i] -= 1.; #include <immintrin.h> vector size void fcond(double *x, size_t n) { int i: __m256d vt, vmask, vp, vm, vr, ones, mones, thresholds; = _mm256_set1_pd(1.); mones = _mm256_set1_pd(-1.); thresholds = _mm256_set1_pd(0.5); for(i = 0; i < n; i+=4) {</pre> vor(1 = 0; 1 < n; 1+=4) { vt = _mm256_load_pd(x+i); vmask = _mm256_cmp_pd(vt, thresholds, _CMP_GT_0Q); vb = _mm256_blendv_pd(mones, ones, vmask); vr = _mm256_add_pd(vt, vb);</pre> _mm256_store_pd(x+i, vr); 53



Code For Previous Slide

```
#include <immintrin.h>
__m256d LoadArbitrary(double *p0, double *p1, double *p2, double *p3) {
    _m256d a, b, c, d, e, f;

a = _mm256_loadu_pd(p0);
b = _mm256_loadu_pd(p1);
c = _mm256_loadu_pd(p2-2);
d = _mm256_loadu_pd(p3-2);
e = _mm256_loadu_pd(a, b);
f = _mm256_unpacklo_pd(a, b);
f = _mm256_unpacklo_pd(c, d);
return _mm256_blend_pd(e, f, 0b1100);
}
```

Example compilation:

55

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

- Whenever possible avoid the previous situation
- Restructure algorithm and use the aligned mm256 load pd()

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

Other possibility

```
__m256 vf;

vf = _mm256_set_pd(*p3, *p2, *p1, *p0);

Example compilation:

vmovsd xmm0 [rdi]
vmovsd xmm1, [rdx]
vmovhpd xmm2, xmm0, [rsi] // SSE register xmm2 written
vmovhpd xmm3, xmm1, [rcx]
vinsertf128 ymm0, ymm2, xmm3, 1 // accessed as ymm2
```

vmovhpd cannot be expressed as intrinsic (Nov 2019) but movpd can (_mm_loadh_pd)

57

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)


Example compilation:

```
vmovsd xmm0 [rdi]
vmovsd xmm1, [rdx]
vmovhpd xmm2, xmm0, [rsi] // SSE register xmm2 written
vmovhpd xmm3, xmm1, [rcx]
vinsertf128 ymm0, ymm2, xmm3, 1 // accessed as ymm2
```

Written in intrinsics (reverse-engineered):

Example: Loading 4 Real Numbers from Arbitrary Memory Locations

Picture for previous slide:



59

Example: Loading 4 Real Numbers from Arbitrary Memory Locations (cont'd)

Do not do this (why?):

```
__declspec(align(32)) double g[4];

__m256d vf;


g[0] = *p0;


g[1] = *p1;

g[2] = *p2;

g[3] = *p3;

vf = _mm256_load_pd(g);
```






Shuffles

Skylake: Lat = 3 Tp = 1

_m256d _mm256_permute4x64_pd(__m256d a, int mask)

Result is filled in each position by any element of a, as specified by mask

Example:



Somewhat more expensive due to shuffle between 128-bits lanes

63

Vectorization With Intrinsics: Key Points

- Use aligned loads and stores as much as possible
- Minimize shuffle instructions
- Minimize use of suboptimal arithmetic instructions.
 e.g., add_pd has higher throughput than hadd_pd
- Be aware of available instructions (intrinsics guide!)