









INA180, INA2180, INA4180 SBOS741H - APRIL 2017 - REVISED JULY 2022


INAx180 Low- and High-Side Voltage Output, Current-Sense Amplifiers

1 Features

- Common-mode range (V_{CM}): -0.2 V to +26 V
- High bandwidth: 350 kHz (A1 devices)
- Offset voltage:
 - ±150 μ V (maximum) at $V_{CM} = 0$ V
 - ±500 µV (maximum) at V_{CM} = 12 V
- Output slew rate: 2 V/µs
- Accuracy:
 - ±1% gain error (maximum)
 - 1-µV/°C offset drift (maximum)
- Gain options:
 - 20 V/V (A1 devices)
 - 50 V/V (A2 devices)
 - 100 V/V (A3 devices)
 - 200 V/V (A4 devices)
- Quiescent current: 260 µA maximum (INA180)

2 Applications

- Motor control
- Battery monitoring
- Power management
- Lighting control
- Overcurrent detection
- Solar inverters



Typical Application Circuit

3 Description

The INA180, INA2180, and INA4180 (INAx180) current sense amplifiers are designed for costoptimized applications. These devices are part of a family of current-sense amplifiers (also called currentshunt monitors) that sense voltage drops across current-sense resistors at common-mode voltages from -0.2 V to +26 V, independent of the supply voltage. The INAx180 integrate a matched resistor gain network in four, fixed-gain device options: 20 V/V, 50 V/V, 100 V/V, or 200 V/V. This matched gain resistor network minimizes gain error and reduces the temperature drift.

All these devices operate from a single 2.7-V to 5.5-V power supply. The single-channel INA180 draws a maximum supply current of 260 µA; whereas, the dual-channel INA2180 draws a maximum supply current of 500 µA, and the quad channel draws a maximum supply current of 900 µA.

The INA180 is available in a 5-pin, SOT-23 package with two different pin configurations. The INA2180 is available in 8-pin, VSSOP and WSON packages. The INA4180 is available in a 14-pin, TSSOP package. All device options are specified over the extended operating temperature range of -40°C to +125°C.

Packaging Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INA180	SOT-23 (5)	2.90 mm × 1.60 mm
INA2180	VSSOP (8)	3.00 mm × 3.00 mm
INAZ 100	WSON (8)	2.00 mm × 2.00 mm
INA4180	TSSOP (14)	5.00 mm × 4.40 mm

For all available packages, see the package option addendum at the end of the data sheet.

1 Features......1



8.2 Functional Block Diagrams......16

Table of Contents

2 Applications		18
3 Description		
4 Revision History		
5 Device Comparison		
6 Pin Configuration and Functions		
7 Specifications		
7.1 Absolute Maximum Ratings	7 9.4 Layout	27
7.2 ESD Ratings		
7.3 Recommended Operating Conditions		
7.4 Thermal Information		
	·	
7.6 Typical Characteristics		
8.1 Overview	——————————————————————————————————————	
4 Revision History	an II (lishs 2022)	Dono
Changes from Revision G (April 2020) to Revision		Page
Moved the Power Supply Recommendations and	s, and cross-references throughout the documentd Layout sections to the Application and Implementation	n
Onlinged pin o in rigure 5 5 from: in v 2 to: in v 1:		
Changes from Revision F (March 2019) to Revisi	ion G (April 2020)	Page
	ta sheet	
Added INAZ 100 0-pill WSON package to the dat	ta SHEEL	
Changes from Povision E / July 2018) to Povision	n F (March 2019)	Page
Changes from Revision E (July 2018) to Revision		Page
 Added new paragraph regarding phase reversal 	to end of Input Differential Overload section	19
	. = (1.1.0040)	
Changes from Revision D (March 2018) to Revis		Page
 Added B version devices to Device Comparison 	table	4
Changes from Revision C (December 2017) to Re		Page
· Changed INA4180 device from preview to produ	ıction data (active)	1
Added new Figure 28 for INA4180		9
Changes from Revision B (November 2017) to R	evision C (December 2017)	Page
Changed INA2180 device from preview to produ	ıction data (active)	
•		
, ,		
	regarding offset voltage in Procine Law Side Current	9
· · · · · · · · · · · · · · · · · · ·	regarding offset voltage in Precise Low-Side Current	40
	annication report to note at the bettern of Figure 45	
	application report to note at the bottom of Figure 45	
Deleted V _S from Equation 2		22



www.ti.com

 Added 	equation and curve for f _{-3dB} to Figure 46	
26Added	new bullet to Layout Guidelines section	27
 Changes	from Revision A (August 2017) to Revision B (November 2017)	Page
	INA4180 preview device and associated content to data sheet	1
 Change 	ed design parameter name in Table 3 from "Accuracy" to "Current sensing error" for clarity	25
 Change 	ed "RMS" to "RSS" in reference to equation 7	25
Changes	from Revision * (April 2017) to Revision A (August 2017)	Page
 Added 	INA2180 preview device and associated content to data sheet	1

5 Device Comparison

Table 5-1. Device Comparison

PRODUCT	NUMBER OF CHANNELS	GAIN (V/V)
INA180A1 ⁽¹⁾	1	20
INA180A2 ⁽¹⁾	1	50
INA180A3 ⁽¹⁾	1	100
INA180A4 ⁽¹⁾	1	200
INA180B1 ⁽¹⁾	1	20
INA180B2 ⁽¹⁾	1	50
INA180B3 ⁽¹⁾	1	100
INA180B4 ⁽¹⁾	1	200
INA2180A1	2	20
INA2180A2	2	50
INA2180A3	2	100
INA2180A4	2	200
INA4180A1	4	20
INA4180A2	4	50
INA4180A3	4	100
INA4180A4	4	200

⁽¹⁾ INA180A devices use pinout A. INA180B devices use pinout B. See the *Pin Configuration and Functions* section for more information.

6 Pin Configuration and Functions




Figure 6-1. INA180: DBV Package 5-Pin SOT-23 (Pinout A) Top View

Figure 6-2. INA180: DBV Package 5-Pin SOT-23 (Pinout B) Top View

Table 6-1. Pin Functions: INA180 (Single Channel)

	PIN			
NAME	SOT-23 Pinout A	SOT-23 Pinout B	TYPE	DESCRIPTION
GND	2	2	Analog	Ground
IN-	4	3	Analog input	Current-sense amplifier negative input. For high-side applications, connect to load side of sense resistor. For low-side applications, connect to ground side of sense resistor.
IN+	3	1	Analog input	Current-sense amplifier positive input. For high-side applications, connect to bus-voltage side of sense resistor. For low-side applications, connect to load side of sense resistor.
OUT	1	4	Analog output	Output voltage
VS	5	5	Analog	Power supply, 2.7 V to 5.5 V







Figure 6-3. INA2180: DGK Package 8-Pin VSSOP Top View



A. Thermal Pad can be left floating or connected to GND.

Figure 6-4. INA2180: DSG Package 8-Pin WSON Top View




Figure 6-5. INA4180: PW Package 14-Pin TSSOP Top View

Table 6-2. Pin Functions: INA2180 (Dual Channel) and INA4180 (Quad Channel)

	PIN		,	
NAME	INA2180	INA4180	TYPE	DESCRIPTION
GND	4	11	Analog	Ground
IN-1	2	2	Analog input	Current-sense amplifier negative input for channel 1. For high-side applications, connect to load side of channel-1 sense resistor. For low-side applications, connect to ground side of channel-1 sense resistor.
IN+1	3	3	Analog input	Current-sense amplifier positive input for channel 1. For high-side applications, connect to bus-voltage side of channel-1 sense resistor. For low-side applications, connect to load side of channel-1 sense resistor.
IN-2	6	6	Analog input	Current-sense amplifier negative input for channel 2. For high-side applications, connect to load side of channel-2 sense resistor. For low-side applications, connect to ground side of channel-2 sense resistor.
IN+2	5	5	Analog input	Current-sense amplifier positive input for channel 2. For high-side applications, connect to bus-voltage side of channel-2 sense resistor. For low-side applications, connect to load side of channel-2 sense resistor.
IN-3	_	9	Analog input	Current-sense amplifier negative input for channel 3. For high-side applications, connect to load side of channel-3 sense resistor. For low-side applications, connect to ground side of channel-3 sense resistor.
IN+3	_	10	Analog input	Current-sense amplifier positive input for channel 3. For high-side applications, connect to bus-voltage side of channel-3 sense resistor. For low-side applications, connect to load side of channel-3 sense resistor.
IN-4	_	13	Analog input	Current-sense amplifier negative input for channel 4. For high-side applications, connect to load side of channel-4 sense resistor. For low-side applications, connect to ground side of channel-4 sense resistor.



Table 6-2. Pin Functions: INA2180 (Dual Channel) and INA4180 (Quad Channel) (continued)

	PIN		TYPE	DESCRIPTION	
NAME	INA2180	INA4180	ITPE	DESCRIPTION	
IN+4	_	12	Analog input	Current-sense amplifier positive input for channel 4. For high-side applications, connect to bus-voltage side of channel-4 sense resistor. For low-side applications, connect to load side of channel-4 sense resistor.	
OUT1	1	1	Analog output	Channel 1 output voltage	
OUT2	7	7	Analog output	Channel 2 output voltage	
OUT3	_	8	Analog output	Channel 3 output voltage	
OUT4	_	14	Analog output	Channel 4 output voltage	
VS	8	4	Analog	Power supply, 2.7 V to 5.5 V	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

· · · · ·		MIN	MAX	UNIT
Supply voltage, V _S			6	V
Analog inpute INL INL (2)	Differential (V _{IN+}) – (V _{IN})	-26	26	V
Analog inputs, IN+, IN- (2)	Common-mode (3)	GND - 0.3	26	V
Output Voltage		GND - 0.3	V _S + 0.3	V
Maximum output current, I _{OUT}			8	mA
Operating free-air temperature, T _A		-55	150	°C
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V_{IN+} and V_{IN-} are the voltages at the IN+ and IN- pins, respectively.
- (3) Input voltage at any pin can exceed the voltage shown if the current at that terminal is limited to 5 mA.

7.2 ESD Ratings

			MIN	MAX	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		±3000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CM}	Common-mode input voltage (IN+ and IN–)	-0.2	12	26	V
Vs	Operating supply voltage	2.7	5	5.5	V
T _A	Operating free-air temperature	-40		125	°C

7.4 Thermal Information

		INA180	I	NA2180	INA4180	
THERMAL METRIC (1)		DBV (SOT23)	DSG (WSON)	DGK (VSSOP)	PW (TSSOP)	UNIT
		5 PINS	8 PINS	8 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	197.1	74.9	177.9	115.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	95.8	90.8	65.6	44.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.1	40.8	99.3	59.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.4	3.7	10.5	4.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.7	40.8	97.9	58.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	16.8	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics


at T_A = 25°C, V_S = 5 V, V_{IN+} = 12 V, and V_{SENSE} = $V_{IN+} - V_{IN-}$ (unless otherwise noted)

	PARAMETER		CONDITIONS	MIN TYP	MAX	UNIT
INPUT						
CMRR	Common-mode rejec	tion ratio, RTI (1)	$V_{IN+} = 0 \text{ V to } 26 \text{ V}, V_{SENSE} = 10 \text{ mV},$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	84 100		dB
\/	Officet voltage(2) DTI		V _{IN+} = 0 V	±25	±150	μV
V _{OS}	Offset voltage ⁽²⁾ , RTI			±100	±500	μV
dV _{OS} /dT	Offset drift, RTI		T _A = -40°C to +125°C	0.2	1	μV/°C
PSRR	Power supply rejection	on ratio, RTI	V _S = 2.7 V to 5.5 V, V _{SENSE} = 10 mV	±8	±40	μV/V
	Input bigg gurrent		V _{SENSE} = 0 mV, V _{IN+} = 0 V	0.1		
I _{IB}	Input bias current		V _{SENSE} = 0 mV	80		μA
I _{IO}	Input offset current		V _{SENSE} = 0 mV	±0.05		μA
OUTPUT	-				'	
			A1 devices	20		
G	Cain		A2 devices	50		\/\/
G	Gain		A3 devices	100		V/V
			A4 devices	200		
E _G	Gain error		$V_{OUT} = 0.5 \text{ V to } V_{S} - 0.5 \text{ V},$ $T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	±0.1%	±1%	
	Gain error vs temper	ature	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	1.5	20	ppm/°C
	Nonlinearity error		V _{OUT} = 0.5 V to V _S – 0.5 V	±0.01%		
	Maximum capacitive	load	No sustained oscillation	1		nF
VOLTAGE	OUTPUT ⁽³⁾				'	
V _{SP}	Swing to V _S power-si	upply rail ⁽⁴⁾	R_L = 10 k Ω to GND, T_A = -40°C to +125°C	(V _S) – 0.02	$(V_S) - 0.03$	V
V _{SN}	Swing to GND (4)		$R_L = 10 \text{ k}\Omega$ to GND, $T_A = -40^{\circ}\text{C}$ to +125°C	(V _{GND}) + 0.0005	(V _{GND}) + 0.005	V
FREQUE	NCY RESPONSE				'	
			A1 devices, C _{LOAD} = 10 pF	350		kHz
BW	Dondwidth		A2 devices, C _{LOAD} = 10 pF	210		kHz
DVV	Bandwidth		A3 devices, C _{LOAD} = 10 pF	150		kHz
			A4 devices, C _{LOAD} = 10 pF	105		kHz
SR	Slew rate			2		V/µs
NOISE, R	ті				'	
	Voltage noise density	/		40		nV/√ Hz
POWER S	SUPPLY				'	
		14400	V _{SENSE} = 10 mV	197	260	μA
	IN	IA180	V _{SENSE} = 10 mV, T _A = -40°C to +125°C		300	μA
	Quiescent	140400	V _{SENSE} = 10 mV	355	500	μA
IQ	current	IA2180	V _{SENSE} = 10 mV, T _A = -40°C to +125°C		520	μA
		144400	V _{SENSE} = 10 mV	690	900	μA
	l liv	INA4180	V _{SENSE} = 10 mV, T _A = -40°C to +125°C		1000	μA


- (1) RTI = referred-to-input.
- (2) Offset voltage is obtained by linear extrapolation to VSENSE = 0 V with VSENSE = 10% to 90% of full-scale-range.
- (3) See Figure 7-19.
- (4) Swing specifications are tested with an overdriven input condition.




7.6 Typical Characteristics














at $T_A = 25$ °C, $V_S = 5$ V, and $V_{IN+} = 12$ V (unless otherwise noted)



-25

25

50

Temperature (°C)

Figure 7-23. Quiescent Current vs. Temperature (INA180)

75

100

125

150

100

125

150

50

Temperature (°C)

Figure 7-24. Quiescent Current vs. Temperature (INA2180)

75

190

-50

345

-25






Figure 7-25. Quiescent Current vs. Temperature (INA4180)




Figure 7-26. Quiescent Current vs. Common-Mode Voltage (INA180)




Figure 7-27. Quiescent Current vs. Common-Mode Voltage for All Amplifiers (INA2180)




Figure 7-28. Quiescent Current vs. Common-Mode Voltage for All Amplifiers (INA4180)




Figure 7-29. Input-Referred Voltage Noise vs. Frequency (A3 Devices)






Figure 7-30. 0.1-Hz to 10-Hz Voltage Noise (Referred-to-Input)












Figure 7-38. Channel Separation vs. Frequency (INA2180)

8 Detailed Description

8.1 Overview

The INA180, INA2180, and INA4180 (INAx180) are 26-V, common-mode, current-sensing amplifiers used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers accurately measures voltages developed across current-sensing resistors on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 26 V, and the devices can be powered from supply voltages as low as 2.7 V.

8.2 Functional Block Diagrams




Figure 8-1. INA180 Functional Block Diagram




Figure 8-2. INA2180 Functional Block Diagram






Figure 8-3. INA4180 Functional Block Diagram

8.3 Feature Description

8.3.1 High Bandwidth and Slew Rate

The INAx180 support small-signal bandwidths as high as 350 kHz, and large-signal slew rates of 2 V/µs. The ability to detect rapid changes in the sensed current, as well as the ability to quickly slew the output, make the INAx180 a good choice for applications that require a quick response to input current changes. One application that requires high bandwidth and slew rate is low-side motor control, where the ability to follow rapid changing current in the motor allows for more accurate control over a wider operating range. Another application that requires higher bandwidth and slew rates is system fault detection, where the INAx180 are used with an external comparator and a reference to quickly detect when the sensed current is out of range.

8.3.2 Wide Input Common-Mode Voltage Range

The INAx180 support input common-mode voltages from -0.2 V to +26 V. Because of the internal topology, the common-mode range is not restricted by the power-supply voltage (V_S) as long as V_S stays within the operational range of 2.7 V to 5.5 V. The ability to operate with common-mode voltages greater or less than V_S allow the INAx180 to be used in high-side, as well as low-side, current-sensing applications, as shown in Figure 8-4.




Figure 8-4. High-Side and Low-Side Sensing Connections

8.3.3 Precise Low-Side Current Sensing

When used in low-side current sensing applications the offset voltage of the INAx180 is within $\pm 150~\mu V$. The low offset performance of the INAx180 has several benefits. First, the low offset allows the device to be used in applications that must measure current over a wide dynamic range. In this case, the low offset improves the accuracy when the sensed currents are on the low end of the measurement range. Another advantage of low offset is the ability to sense lower voltage drop across the sense resistor accurately, thus allowing a lower-value shunt resistor. Lower-value shunt resistors reduce power loss in the current sense circuit, and help improve the power efficiency of the end application.

The gain error of the INAx180 is specified to be within 1% of the actual value. As the sensed voltage becomes much larger than the offset voltage, this voltage becomes the dominant source of error in the current sense measurement.

8.3.4 Rail-to-Rail Output Swing

The INAx180 allow linear current sensing operation with the output close to the supply rail and GND. The maximum specified output swing to the positive rail is 30 mV, and the maximum specified output swing to GND is only 5 mV. To compare the output swing of the INAx180 to an equivalent operational amplifier (op amp), the inputs are overdriven to approximate the open-loop condition specified in op amp data sheets. The current-sense amplifier is a closed-loop system; therefore, the output swing to GND can be limited by the product of the offset voltage and amplifier gain.

For devices that have positive offset voltages, the swing to GND is limited by the larger of either the offset voltage multiplied by the gain or the swing to GND specified in the *Electrical Characteristics* table.

For example, in an application where the INA180A4 (gain = 200 V/V) is used for low-side current sensing and the device has an offset of 40 μ V, the product of the device offset and gain results in a value of 8 mV, greater than the specified negative swing value. Therefore, the swing to GND for this example is 8 mV. If the same device has an offset of –40 μ V, then the calculated zero differential signal is –8 mV. In this case, the offset helps overdrive the swing in the negative direction, and swing performance is consistent with the value specified in the *Electrical Characteristics* table.

The offset voltage is a function of the common-mode voltage as determined by the CMRR specification; therefore, the offset voltage increases when higher common-mode voltages are present. The increase in offset voltage limits how low the output voltage can go during a zero-current condition when operating at higher common-mode voltages. Figure 8-5 shows the typical limitation of the zero-current output voltage vs common-mode voltage for each gain option.




Figure 8-5. Zero-Current Output Voltage vs Common-Mode Voltage

8.4 Device Functional Modes

8.4.1 Normal Mode

The INAx180 is in normal operation when the following conditions are met:

- The power supply voltage (V_S) is between 2.7 V and 5.5 V.
- The common-mode voltage (V_{CM}) is within the specified range of –0.2 V to +26 V.
- The maximum differential input signal times gain is less than V_S minus the output voltage swing to V_S.
- The minimum differential input signal times gain is greater than the swing to GND (see the Rail-to-Rail Output Swing section).

During normal operation, the device produces an output voltage that is the *gained-up* representation of the difference voltage from IN+ to IN-.

8.4.2 Input Differential Overload

If the differential input voltage ($V_{IN+} - V_{IN-}$) times gain exceeds the voltage swing specification, the INAx180 drive the output as close as possible to the positive supply, and does not provide accurate measurement of the differential input voltage. If this input overload occurs during normal circuit operation, then reduce the value of

the shunt resistor or use a lower-gain version with the chosen sense resistor to avoid this mode of operation. If a differential overload occurs in a fault event, then the output of the INAx180 return to the expected value approximately 20 µs after the fault condition is removed.

When the INAx180 output is driven to either the supply rail or ground, increasing the differential input voltage does not damage the device as long as the absolute maximum ratings are not violated. Following these guidelines, the INAx180 output maintains polarity, and does not suffer from phase reversal.

8.4.3 Shutdown Mode

Although the INAx180 do not have a shutdown pin, the low power consumption of the device allows the output of a logic gate or transistor switch to power the INAx180. This gate or switch turns on and off the INAx180 power-supply quiescent current.

However, in current shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic of the INAx180 in shutdown mode, as shown in Figure 8-6.




Figure 8-6. Basic Circuit to Shut Down the INxA180

There is typically more than 500 k Ω of impedance (from the combination of 500-k Ω feedback and input gain set resistors) from each input of the INAx180 to the OUT pin and to the GND pin. The amount of current flowing through these pins depends on the voltage at the connection.

Regarding the 500-k Ω path to the output pin, the output stage of a disabled INAx180 does constitute a good path to ground. Consequently, this current is directly proportional to a shunt common-mode voltage present across a 500-k Ω resistor.

As a final note, as long as the shunt common-mode voltage is greater than V_S when the device is powered up, there is an additional and well-matched 55- μ A typical current that flows in each of the inputs. If less than V_S , the common-mode input currents are negligible, and the only current effects are the result of the 500- $k\Omega$ resistors.



9 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The INAx180 amplify the voltage developed across a current-sensing resistor as current flows through the resistor to the load or ground.

9.1.1 Basic Connections

Figure 9-1 shows the basic connections of the INA180. Connect the input pins (IN+ and IN-) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistor.



NOTE: For best measurement accuracy, connect analog-to-digital converter (ADC) reference or microcontroller ground as closely as possible to the INAx180 GND pin, and add an RC filter between the output of the INAx180 and the ADC. See *Closed-Loop Analysis of Load-Induced Amplifier Stability Issues Using Z_{OUT}* for more details.

Figure 9-1. Basic Connections for the INA180

A power-supply bypass capacitor of at least $0.1~\mu F$ is required for proper operation. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Connect bypass capacitors close to the device pins.

9.1.2 R_{SENSE} and Device Gain Selection

The accuracy of the INAx180 is maximized by choosing the current-sense resistor to be as large as possible. A large sense resistor maximizes the differential input signal for a given amount of current flow and reduces the error contribution of the offset voltage. However, there are practical limits as to how large the current-sense resistor can be in a given application. The INAx180 have a typical input bias currents of 80 µA for each input when operated at a 12-V common-mode voltage input. When large current-sense resistors are used, these bias currents cause increased offset error and reduced common-mode rejection. Therefore, using current-sense resistors larger than a few ohms is generally not recommended for applications that require current-monitoring accuracy. A second common restriction on the value of the current-sense resistor is the maximum allowable power dissipation that is budgeted for the resistor. Equation 1 gives the maximum value for the current sense resistor for a given power dissipation budget:

$$R_{SENSE} < \frac{PD_{MAX}}{I_{MAX}^2} \tag{1}$$

where:

- PD_{MAX} is the maximum allowable power dissipation in R_{SENSE}.
- I_{MAX} is the maximum current that will flow through R_{SENSE}.

An additional limitation on the size of the current-sense resistor and device gain is due to the power-supply voltage, V_S, and device swing to rail limitations. In order to make sure that the current-sense signal is properly passed to the output, both positive and negative output swing limitations must be examined. Equation 2 provides the maximum values of R_{SENSE} and GAIN to keep the device from hitting the positive swing limitation.

$$I_{MAX} \times R_{SENSE} \times GAIN < V_{SP}$$
 (2)

where:

- I_{MAX} is the maximum current that will flow through R_{SENSE}.
- · GAIN is the gain of the current sense-amplifier.
- V_{SP} is the positive output swing as specified in the data sheet.

To avoid positive output swing limitations when selecting the value of R_{SENSE}, there is always a trade-off between the value of the sense resistor and the gain of the device under consideration. If the sense resistor selected for the maximum power dissipation is too large, then it is possible to select a lower-gain device in order to avoid positive swing limitations.

The negative swing limitation places a limit on how small of a sense resistor can be used in a given application. Equation 3 provides the limit on the minimum size of the sense resistor.

$$I_{MIN} \times R_{SENSE} \times GAIN > V_{SN}$$
(3)

where:

- I_{MIN} is the minimum current that will flow through R_{SENSE}.
- · GAIN is the gain of the current sense amplifier.
- V_{SN} is the negative output swing of the device (see Rail-to-Rail Output Swing).

9.1.3 Signal Filtering

Provided that the INAx180 output is connected to a high impedance input, the best location to filter is at the device output using a simple RC network from OUT to GND. Filtering at the output attenuates high-frequency disturbances in the common-mode voltage, differential input signal, and INAx180 power-supply voltage. If filtering at the output is not possible, or filtering of only the differential input signal is required, it is possible to apply a filter at the input pins of the device. Figure 9-2 provides an example of how a filter can be used on the input pins of the device.




Figure 9-2. Filter at Input Pins

The addition of external series resistance creates an additional error in the measurement; therefore, the value of these series resistors must be kept to 10 Ω (or less, if possible) to reduce impact to accuracy. The internal bias network shown in Figure 9-2 present at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins. If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the shunt resistor. This error results in a voltage at the device input pins that is different than the voltage developed across the shunt resistor. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation. The amount of error these external filter resistors add to the measurement can be calculated using Equation 5, where the gain error factor is calculated using Equation 4.

The amount of variance in the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance (R_F) value as well as internal input resistor R_{INT} , as shown in Figure 9-2. The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor can be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. Calculate the expected deviation from the shunt voltage to what is measured at the device input pins is given using Equation 4:

Gain Error Factor =
$$\frac{1250 \times R_{INT}}{(1250 \times R_F) + (1250 \times R_{INT}) + (R_F \times R_{INT})}$$
(4)

where:

- R_{INT} is the internal input resistor.
- · R_F is the external series resistance.



With the adjustment factor from Equation 4, including the device internal input resistance, this factor varies with each gain version, as shown in Table 9-1. Each individual device gain error factor is shown in Table 9-2.

Table 9-1. Input Resistance

PRODUCT	GAIN	R _{INT} (kΩ)
INAx180A1	20	25
INAx180A2	50	10
INAx180A3	100	5
INAx180A4	200	2.5

Table 9-2. Device Gain Error Factor

PRODUCT	SIMPLIFIED GAIN ERROR FACTOR
1014 40044	25000
INAx180A1	$(21 \times R_F) + 25000$
NA 40040	10000
INAx180A2	$(9 \times R_F) + 10000$
INAx180A3	1000
IIVAX 160AS	R _F +1000
1914 40044	2500
INAx180A4	$(3 \times R_F) + 2500$

The gain error that can be expected from the addition of the external series resistors can then be calculated based on Equation 5:

Gain Error (%) =
$$100 - (100 \times Gain Error Factor)$$
 (5)

For example, using an INA180A2 and the corresponding gain error equation from Table 9-2, a series resistance of

10 Ω results in a gain error factor of 0.991. The corresponding gain error is then calculated using Equation 5, resulting in an additional gain error of approximately 0.89% solely because of the external 10- Ω series resistors.



9.2 Typical Application




Figure 9-3. Low-Side Sensing

9.2.1 Design Requirements

The design requirements for the circuit shown in Figure 9-3, are listed in Table 9-3

<u> </u>										
DESIGN PARAMETER	EXAMPLE VALUE									
Power-supply voltage, V _S	5 V									
Low-side current sensing	V _{CM} = 0 V									
R _{SENSE} power loss	< 900 mW									
Maximum sense current, I _{MAX}	40 A									
Current sensing error	Less than 1.5% at maximum current, T _J = 25°C									
Small-signal bandwidth	> 80 kHz									

Table 9-3. Design Parameters

9.2.2 Detailed Design Procedure

The maximum value of the current sense resistor is calculated based on the maximum power loss requirement. By applying Equation 1, the maximum value of the current-sense resistor is calculated to be 0.563 m Ω . This is the maximum value for sense resistor R_{SENSE}; therefore, select R_{SENSE} to be 0.5 m Ω because it is the closest standard resistor value that meets the power-loss requirement.

The next step is to select the appropriate gain and reduce R_{SENSE} , if needed, to keep the output signal swing within the V_S range. Using Equation 2, and given that I_{MAX} = 40 A and R_{SENSE} = 0.5 m Ω , the maximum current-sense gain calculated to avoid the positive swing-to-rail limitations on the output is 248.5. To maximize the output signal range, the INA180A4 (gain = 200) device is selected for this application.

To calculate the accuracy at peak current, the two factors that must be determined are the gain error and the offset error. The gain error of the INAx180 is specified to be a maximum of 1%. The error due to the offset is constant, and is specified to be 125 μ V (maximum) for the conditions where V_{CM} = 0 V and V_S = 5 V. Using Equation 6, the percentage error contribution of the offset voltage is calculated to be 0.75%, with total offset error = 150 μ V, R_{SENSE} = 0.5 m Ω , and I_{SENSE} = 40 A.

Total Offset Error (%) =
$$\frac{\text{Total Offset Error (V)}}{I_{\text{SENSE}} \times R_{\text{SENSE}}} \times 100\%$$
(6)



One method of calculating the total error is to add the gain error to the percentage contribution of the offset error. However, in this case, the gain error and the offset error do not have an influence or correlation to each other. A more statistically accurate method of calculating the total error is to use the RSS sum of the errors, as shown in Equation 7:

Total Error (%) =
$$\sqrt{\text{Total Gain Error (%)}^2 + \text{Total Offset Error (%)}^2}$$
 (7)

After applying Equation 7, the total current sense error at maximum current is calculated to be 1.25%, and that is less than the design example requirement of 1.5%.

The INA180A4 (gain = 200) also has a bandwidth of 105 kHz that meets the small-signal bandwidth requirement of 80 kHz. If higher bandwidth is required, lower-gain devices can be used at the expense of either reduced output voltage range or an increased value of R_{SENSE}.

9.2.3 Application Curve

Figure 9-4 shows an example output response of a unidirectional configuration. The device output swing is limited by ground; therefore, the output is biased to this zero output level. The output rises above ground for positive differential input signals, but cannot fall below ground for negative differential input signals.




Figure 9-4. Output Response

9.3 Power Supply Recommendations

The input circuitry of the INAx180 accurately measures beyond the power-supply voltage, V_S . For example, V_S can be 5 V, whereas the bus supply voltage at IN+ and IN- can be as high as 26 V. However, the output voltage range of the OUT pin is limited by the voltages on the VS pin. The INAx180 also withstand the full differential input signal range up to 26 V at the IN+ and IN- input pins, regardless of whether or not the device has power applied at the VS pin.

9.3.1 Common-Mode Transients Greater Than 26 V

With a small amount of additional circuitry, the INAx180 can be used in circuits subject to transients higher than 26 V, such as automotive applications. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as transzorbs)—any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode, as shown Figure 9-5. Keep these resistors as small as possible; most often, around 10 Ω . Larger values can be used with an effect on gain that is discussed in the $Signal\ Filtering\$ section. This circuit limits only short-term transients; therefore, many applications are satisfied with a 10- Ω resistor along with conventional Zener diodes of the lowest acceptable power rating. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




Figure 9-5. Transient Protection Using Dual Zener Diodes

In the event that low-power Zener diodes do not have sufficient transient absorption capability, a higher-power transzorb must be used. The most package-efficient solution involves using a single transzorb and back-to-back diodes between the device inputs, as shown in Figure 9-6. The most space-efficient solutions are dual, series-connected diodes in a single SOT-523 or SOD-523 package. In either of the examples shown in Figure 9-5 and Figure 9-6, the total board area required by the INAx180 with all protective components is less than that of an SO-8 package, and only slightly greater than that of an MSOP-8 package.




Figure 9-6. Transient Protection Using a Single Transzorb and Input Clamps

For a reference design example, see Current Shunt Monitor With Transient Robustness Reference Design.

9.4 Layout

9.4.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
 makes sure that only the current-sensing resistor impedance is detected between the input pins. Poor routing
 of the current-sensing resistor commonly results in additional resistance present between the input pins.
 Given the very low ohmic value of the current resistor, any additional high-current carrying impedance can
 cause significant measurement errors.
- Place the power-supply bypass capacitor as close as possible to the device power supply and ground pins.
 The recommended value of this bypass capacitor is 0.1 µF. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.
- When routing the connections from the current sense resistor to the device, keep the trace lengths as close as possible in order to minimize any impedance mismatch.



9.4.2 Layout Examples




Figure 9-7. Single-Channel Recommended Layout (Pinout A)




Figure 9-8. Dual-Channel Recommended Layout (VSSOP)






Figure 9-9. Dual-Channel Recommended Layout (WSON)






Figure 9-10. Quad-Channel Recommended Layout



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, INA180-181EVM User's Guide
- Texas Instruments, INA2180-2181EVM User's Guide
- Texas Instruments, INA4180-4181EVM User's Guide

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 10-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA180A1IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	18ID	Samples
INA180A1IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	18ID	Samples
INA180A2IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1A8D	Samples
INA180A2IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1A8D	Samples
INA180A3IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1A9D	Samples
INA180A3IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	1A9D	Samples
INA180A4IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1AAD	Samples
INA180A4IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1AAD	Samples
INA180B1IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	18RD	Samples
INA180B1IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	18RD	Samples
INA180B2IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1ABD	Samples
INA180B3IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1ACD	Samples
INA180B4IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1ADD	Samples
INA180B4IDBVT	NRND	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1ADD	
INA2180A1IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1CX6	Samples
INA2180A1IDGKT	NRND	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1CX6	
INA2180A1IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25EY	Samples
INA2180A2IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1CZ6	Samples
INA2180A2IDGKT	NRND	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1CZ6	



www.ti.com 10-Jul-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA2180A2IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25FY	Samples
INA2180A2IDSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25FY	Samples
INA2180A3IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1D16	Samples
INA2180A3IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25GY	Samples
INA2180A4IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1D26	Samples
INA2180A4IDGKT	NRND	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1D26	
INA2180A4IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25HY	Samples
INA4180A1IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A1	Samples
INA4180A2IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A2	Samples
INA4180A3IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A3	Samples
INA4180A4IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	4180A4	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

PACKAGE OPTION ADDENDUM

www.ti.com 10-Jul-2024

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA180, INA2180, INA4180:

Automotive: INA180-Q1, INA2180-Q1, INA4180-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 30-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA180A1IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A1IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A2IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A2IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A3IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
INA180A3IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
INA180A4IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180A4IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B1IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B1IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B2IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B3IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B4IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA180B4IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
INA2180A1IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A1IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2024

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2180A1IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A2IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A2IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A2IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A2IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A3IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A3IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA2180A4IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A4IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA2180A4IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
INA4180A1IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA4180A2IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA4180A3IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA4180A4IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 30-May-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA180A1IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A1IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180A2IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A2IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180A3IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
INA180A3IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
INA180A4IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180A4IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180B1IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B1IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA180B2IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B3IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B4IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
INA180B4IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
INA2180A1IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA2180A1IDGKT	VSSOP	DGK	8	250	356.0	356.0	35.0
INA2180A1IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA2180A2IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2024

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2180A2IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
INA2180A2IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA2180A2IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
INA2180A3IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA2180A3IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA2180A4IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA2180A4IDGKT	VSSOP	DGK	8	250	356.0	356.0	35.0
INA2180A4IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
INA4180A1IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
INA4180A2IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0
INA4180A3IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
INA4180A4IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0



SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated