Verification Course
Exercises

Fall 2025
SyoSil ApS ©

Contents

1 Introduction

The following document will provide to the reader an introduction to Universal Verification Methodology (UVM) verification through exercises to implement a testbench (TB) using several open-source tools.

The goal of these exercises is to:

- Understand the basic architecture of a UVM testbench using *PyUVM*;

- Understand the vertical reuse concept by integrating a Universal Verification Component (*uVC*) in a UVM testbench;

- Implement a library of tests and a library of virtual sequences, to fully verify the behavior of the Device Under Test (DUT);

- Implement UVM components, such as the Coverage and the Scoreboard, to collect testbench and design metrics.

For the exercises provided in document, it is assumed that the reader has received the source code of the UVM testbench, which is the intended template to support the exercises' development. In the document, the `<ROOT>` directory shall map to the base folder containing the source code received.

2 Exercises

2.1 Exercise 00: Computer Setup

The following exercise will consist in setting up the Linux environment and install all the required simulation tools to compile the design and the testbench code, running simulations and visualizing the waveforms of all the signals involved.

The guide `client-setup.pdf` available in `<ROOT>/client_setup`, describes the steps to achieve this.

Afterwards, create the python virutal environment.

Setup Python Environment

To setup the virtual environment and activate it:

```
[<username>@<servername> <ROOT>]$ source bin/venv.src.me
[<username>@<servername> <ROOT>]$ source .venv/bin/activate
# You are now in the Python Virtual environment
(.venv) [<username>@<servername> <ROOT>]$
```

To deactivate the virutal environment:

```
(.venv) [<username>@<servername> <ROOT>]$ deactivate
# It has now been deactivated
[<username>@<servername> <ROOT>]$
```

2.2 Exercise 01: Python Introduction

Objective: *Introduction to the Python programming language.*

Read the following pages in *Python for RTL Verification* by Ray Salemi to get familiar with Python.

- Introduction: p. 1-8
- Python Basics: p. 9-138

Or one can use the Open-Source book: "Python For Everybody", chapter 1-6, 8-9 and 14.

Additional reading and examples can be found under:

- https://github.com/raysalemi/Python4RTLVerification
- https://www.youtube.com/playlist?list=PLDAnhhkOKczxDJr5ucQOZ-IcW5yeSa1e4

2.2.1 Exercise 1 – Functions and Variables: Temperature Converter

Write a function that converts temperatures between Celsius and Fahrenheit.

- Input: value (number) and unit ('"C"' or '"F"').
- Output: converted value.

Challenge: Extend the function to support Kelvin ('"K"'). Use a dictionary of conversion rules instead of 'if/else'.

2.2.2 Exercise 2 – Lists and Loops: Even Number Filter

Write a function that takes a list of integers and returns a new list with only the even numbers.

- Use a 'for' loop.

Challenge: Rewrite using a **list comprehension**. Add an optional argument to filter either even or odd numbers.

2.2.3 Exercise 3 – Dictionaries: Word Counter

Write a function that counts how many times each word appears in a given string.

- Use '.split()' to separate words.
- Store results in a dictionary.

Challenge: Make it case-insensitive and ignore punctuation. Rewrite using **dictionary comprehension** or 'collections.Counter'.

2.2.4 Exercise 4 – Control Loops: Multiplication Table

Write a function that prints a multiplication table up to a given number (e.g., 5 × 5).

- Use nested 'for' loops.

Challenge: Instead of printing, return the table as a **nested list** using list comprehensions.

2.2.5 Exercise 5 – OOP with Python

This exercise will work with OOP and Python by letting you create a base class for shapes and then later derive concrete shapes as circles and squares.

Create a base class: shape Name the base class shape

- Add construcor
- Add empty member function called area

Extend shape to circle

- Extend shape to a derived class called circle which has a radius member variable as an int
- Add a: function void setRadius(int radius); which set the radius
- Add a: function int area(); which computes the area of the circle (Use 3 as a value for Pi)

Extend shape to square

- Extend shape to a derived class called square which has a length member variable as an int
- Add a: function void setLength(int length); which set the length
- Add a: function int area(); which computes the area of the square

Instantiate circle and square

Write a small propgram which instantiates a circle (named c) and a square handle (named s) and set the radius and length and print the computed area

Polymorphism Create a program which creates a list of shapes and instantiates random number of circles and squares. Then make a loop priting each area and finally the total area of all the shapes.

2.2.6 Exercise 6 – Combining Concepts: Student Grades

Create a program that:

- Stores student names and lists of grades in a dictionary.
- Calculates each student's average grade using a loop.
- Finds the student with the highest average.

Challenge: Use a **dictionary comprehension** to compute averages, and 'max()' with 'key=' to find the best student in one line.

2.3 Exercise 02: Intro CocoTB Exercises

These exercises will introduce you to:

- The (Make) flow for running CocoTB simulations

- CocoTB constructs

2.3.1 Exercise A: Simple *cocotb* Test for Adder Design

Objective: *Introduction to the cocotb tests.*

Task: *Run cocotb tests for simple RTL and view waveforms.*

Look at the test example for the adder in

<ROOT>/exercises/E02_intro_cocotb_exercises/A_example_adder

The example can be run by going to the test-folder, make sure that the virutal enviroment is activated. Run the tests using make and the flag WAVES=1 to generate a waveform-file. The waveforms can be seen by opening the file in e.g. gtkwave

```
# Run the tests
(.venv) [<username>@<servername> test]$ make WAVES=1

# visualize the waveforms
(.venv) [<username>@<servername> test]$ gtkwave sim\_build/adder.fst
```

2.3.2 Exercise B: Simple *cocotb* Test for Multiplexer Design

Objective: *Introduction to the cocotb tests*

Task: *Development of a cocotb test for simple RTL.*

Create two *cocotb* tests similar to the adder example for the multiplexer design (basic and random tests), using the test-setup found <ROOT>/exercises/E02_intro_cocotb_exercises/B_mux.

NOTE: Create a python module called test_mux.py in

<ROOT>/exercises/E02_intro_cocotb_exercises/B_mux/test

HINT: Look at the RTL for MUX. It has different ports than the adder!

Create the two *cocotb* tests in the test_mux.py file:

- async def mux_basic_test(dut): Drive a single transaction through the DUT

- async def mux_randomized_test(dut): Drive 10 random transactions thorugh the DUT

Afterwards, modify the Makefile (if needed) and run the tests.

Cocotb Triggers Try using the different methods for increasing the time in simulation that can be imported from cocotb.triggers.

Example:

```
# generating clock signal, driving the clk of the DUT
cocotb.start_soon(Clock(signal=dut.clk,period=4,units='ns').start())

# allowing time to pass
await Timer(2, 'ns')
await ClockCycles(dut.clk, 2)
await RisingEdge(dut.clk)
```

Add the differnt triggers to the end of the mux_basic_test.

2.3.3 Exercise C: Parallel *cocotb* Test

Objective: *Introduction to the cocotb tests.*

Task: *Development of a cocotb test for simple RTL.*

This exercise will introduce usage of `Combine` and `First`. Do the following exercise using the files in

<ROOT>/exercises/E02_intro_cocotb_exercises/C_parallel

Create cocotb test for parallel design

Create a coroutine for each signal (A, B, C) that drives them at different intervals.

See example below.

```
await RisingEdge(dut.clk)

for _ in range(20):
    A = random.randint(0, 7)
    dut.A.value = A
    await ClockCycles(dut.clk, 3)

dut.A.value = LogicArray('x'*4)
```

Create a test that starts all the coroutines using `cocotb.start_soon()`.

Use `Combine` to await all coroutines.

Similarly, create a test that starts all the coroutines and uses `First`.

- What are the differences between the two triggers?
- In what use cases could they be useful?

2.4   Exercise 03: *cocotb* Test

Objective: *Introduction to the cocotb tests.*

Task: *Development of a cocotb test using the Saturation Filter.*

Locate the *cocotb* exercise in `<ROOT>/exercises/E03_sat_cocotb_test`.

Open the `sat_default_test.py` and analyze the file. Then, run the test and visualize the waveforms, running the following commands:

```
# Run the tests
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ make WAVES=1

# visualize the waveforms
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ gtkwave sim_build/sat_filter.fst

# visualize the waveforms in the background by adding an ampersand
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ gtkwave sim_build/sat_filter.fst &
```

If you are running with FST format as the waveform format.

If you are running with VCD, then uncomment:

```
  // Generate waves files.
/*
  initial
  begin
    $dumpfile ("sim_build/sat_filter_waves.vcd");
    $dumpvars (0, sat_filter);
  end
*/
```

and run:

```
# Run the tests
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ make

# visualize the waveforms
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ gtkwave
sim_build/sat_filter_waves.vcd

# visualize the waveforms in the background by adding an ampersand
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ gtkwave
sim_build/sat_filter_waves.vcd &
```

Part 1: Random Test

Now, create a random test. Using the `sat_default_test.py` file as reference, create a *cocotb* test inside the `sat_random_test.py` file. The test should have the following specifications:

- Generate 10 sets of random input data;

- Ensure that the `in_valid` signal is high when setting the `in_data`;
- Assign the data to the input ports of the DUT (the *Saturation Filter*) on the rising edge;
- Wait at least one clock cycle before changing the data again.

Read about the Coroutines and Tasks in the official documentation of *cocotb*. Some examples can also be found there.

Observe the test results and the waveforms.

- Does the waveforms look as expected?
- What happens when changing the waiting time after assigning the data?

Rerun the test for different parameters of the DUT, for example:

```
# Re-run the tests
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ make clean
(.venv) [<username>@<servername> E03_sat_cocotb_test]$ make THRESHOLD=5
```

Part 2: Constraints

Now, update the `sat_random_test.py` test but constraining the input value using the *PyVSC* library. For example, the input data can be constraint in order to generate only positive values bellow 10.

Read more in the *PyVSC* Data Types documentation and *PyVSC* Constraints documentation.

2.5 Exercise 04: *Saturation Filter* Walkthrough

Objective: *Get familiarized with the existing testbench code and the commands to run tests.*

Task: *Analyze the Saturation Filter testbench source code.*

Saturation Filter walkthrough

The following steps will give a walkthrough of the *Saturation Filter* UVM testbench:

1. Go to the testbench directory, `<ROOT>/sat_filter/src/tb`, and check the code for the *Saturation Filter* UVM testbench.

   Check section 7 for a more detailed description of the testbench structure.

2. Run the default test case to familiarize with the flow and the `GTKWave` tool for waveform visualization:

   2.1 On the terminal, run the following command to execute the available test:

   ```
   (.venv) [<username>@<servername> tb]$  make MODULE=test_sat_filter_default_seq
   ```

   where, `test_sat_filter_default_seq` is the name of the available test inside the tests folder, `<ROOT>/sat_filter/src/tb/tests`.

   2.2 Open the `GTKWave` application and load the waves:

   ```
   (.venv) [<username>@<servername> tb]$  gtkwave sim_build/<waveform-name>.vcd
   ```

   replace `<waveform-name>` by the generated waves from the previous step.

   More information related with the `GTKWave`, can be found in the GTKWave user-guide.

   2.3 Read the `Makefile` available in `<ROOT>/sat_filter/src/tb` to check how the DUT parameters are set.

   2.4 Try to rerun the test by running the following command and check the waves again:

   ```
   (.venv) [<username>@<servername> tb]$ make clean && make
   MODULE=test_sat_filter_default_seq \
   DATA_W=16 THRESHOLD=8
   ```

   Look at the waveform again - What changed?

2.6 Exercise 5: Scoreboard implementation

Objective: *Introduction to the UVM Scoreboard component.*

Task: *Implementation of the Scoreboard component to compare the output of the Saturation Filter with the Reference Model results.*

The results from the DUT and the Reference Model need to be compared to ensure the correct behavior of the design. In order to compare, these results must be stored and share between the testbench components. For that purpose, queues are used.

The DUT's input is sent via the Producer Agent's analysis port to a FIFO in the Reference Model. Then, the output of the Reference Model is sent through the analysis port to a FIFO in the Scoreboard. Through the Consumer Agent, the DUT's output is then shared via the analysis port to another FIFO in the Scoreboard. In the Scoreboard the content of the FIFOs is copied to separated queues which are then used to compare the results.

A simple implementation of the Reference Model code can be found in
`<ROOT>/sat_filter/src/tb/ref_model` and the UVM class can be found in
`<ROOT>/sat_filter/src/tb/sat_filter_ref_model.py`.

A skeleton of the Scoreboard class is implemented in the file,
`<ROOT>/sat_filter/src/tb/sat_filter_scb.py`. Notice that all the required components are already implemented in the `build_phase`.

The Scoreboard implementation must be completed as follows:

1. Implementing the missing steps to get the items from the FIFOs (uvc_ssdt_consumerfifo, ref_model_fifo) and into the Queues (uvcs_ssdt_consumer_queue, ref_model_queue). **HINT:** Make a coroutine which calls get on the FIFO and put on the queue.

2. Then compare against each other. If the items are matching, the `success` variable must be increased, if not an error message must be printed and the `failure` variable increased. **HINT:** Extend the run_phase with a never ending loop which calls get on the two queues and compares.

3. Implement the `check_phase` to print the value of the `success` and `failure` variables.

Now the Scoreboard must be integrated in the testbench, specifically in the `environment` component, located in `<ROOT>/sat_filter/src/tb/sat_filter_tb_env.py`. For that, the next steps must be followed:

1. First, the Scoreboad handler must be included in the class constructor, then instantiated in the `build_phase`.

2. Connect the Consumer Agent's analysis port with the Scoreboard consumer's FIFO, created before.

3. Connect the Reference Model's analysis port with the Scoreboard reference model's FIFO, created before.

After the scoreboard is integrated into the testbench, check if both the `success` and `failure` vairables correctly count up for matching and mismatching items respectively. Consider also

how to test if the scoreboard catches mismatched items. For example, inject transactions with errors into the scoreboard to see if it catches them. This is also known as robustness testing. A possible way to achive this would be, to modify the DUT to always send 0 as output data.

2.7   Exercise 06: Random Virtual Sequence

Objective: *Introduction to the randomization and constraint concepts using the PyVSC library.*

Task: *Create a new virtual sequence that randomizes the number of sequence items generated by the agent.*

Use the provided template 2.1 as the starting point to create the virtual sequence while following the next steps:

1. Inside the folder `<ROOT>/sat_filter/src/tb/vseqs`, create a file called `sat_filter_rnd_itr_seq`. Use the file `sat_filter_default_seq` from the same directory as reference.

2. The new virtual sequence must be extended from the `sat_filter_tb_base_seq` (file located in the testbench directory: `<ROOT>/sat_filter/src/tb`).

3. The new virtual sequence must contain a random variable that shall be used to control the number of items sent to the *uVC*. This variable must be called `itr_nbr`. Read more in the *PyVSC* Data Types documentation.

4. Define a constraint for the `itr_nbr` variable. This constrain should limit the number of sequences generated to:

   - a positive number,
   - below a user defined thresold.

   Read more in the *PyVSC* Constraints documentation.

5. In the virtual sequence `body` two coroutines must be implemented: one for the producer agent and a second for the consumer agent of the *sSDT*. In this loop, over the `itr_nbr` value, the coroutines must be launched in parallel.

```python
@vsc.randobj
class sat_filter_rnd_itr_seq(sat_filter_tb_base_seq):

    def __init__(self, name="sat_filter_rnd_itr_seq"):

        super().__init__(name)

        # TODO: Add missing sequences declaration
        # TODO: Add itr_nbr parameter

    async def body(self):

        # Launch sequences
        await super().body()

        # TODO: Fill in with the missing steps

    @vsc.constraint
    def itr_nbr_c(self):

        # TODO: Add itr_nbr constraint here
```

Listing 2.1: Template for the sat_filter_rnd_itr_seq sequence.

For the execution of the virtual sequence, a test case must be created. Use the provided template 2.2 for the following steps:

1. Create a new test case, named `test_sat_filter_rnd_itr`, inside
   `<ROOT>/sat_filter/src/tb/tests`.

2. This test case must be extended from `sat_filter_tb_base_test` provided inside
   `<ROOT>/sat_filter/src/tb`.

3. The sequence must be added in the test using the factory override method in the
   `start_of_simulation_phase`.

4. The `run_phase` must also be implemented accordingly: first randomizing the virtual
   sequence and then starting the virtual sequence on the virtual sequencer.

5. Improve the test case by adding an inline constraint to control the randomization from
   the test case. e.g.: Always generate at least 10 sequences.

```python
@pyuvm.test(timeout_time=_TIMEOUT_TIME, timeout_unit=_TIMEOUT_UNIT)
class test_sat_filter_rnd_itr(sat_filter_tb_base_test):

    def __init__(self, name="test_sat_filter_rnd_itr", parent=None):

        super().__init__(name, parent)

    def start_of_simulation_phase(self):

        super().start_of_simulation_phase()

        # TODO: Complete (...)
        # uvm_factory().set_type_override_by_type(...)

    async def run_phase(self):

        self.raise_objection()
        await super().run_phase()

        # Randomize sequence
        self.virt_sequence.randomize()

        # Run sequence
        await self.virt_sequence.start(self.tb_env.virtual_sequencer)

        self.drop_objection()
```

Listing 2.2: Template for the `test_sat_filter_rnd_itr` test case.

3 Design of the Saturation Filter

A *Saturation Filter* is a device that saturates the input when this exceeds certain limits. The design provided implements this device and will be used as the DUT (Device Under Test) for the following exercises. The device saturates the input data when this exceeds the threshold value defined.

3.1 Implementation

The Figure 3.1 shows the high-level diagram of the *Saturation Filter*, showing the input and output ports of the design.


Fig. 3.1: *Saturation Filter* module.

The *Saturation Filter* I/O ports are the following:

- `clk`, the clock signal;

- `rst`, the reset signal;

- `in_valid`, the input valid signal;

- `in_data`, the input data sample;

- `out_valid`, the output valid signal;

- `out_data`, the output data sample;

- `overflow`, the output overflow signal.

The *Saturation Filter* module contains the following parameters that can be tuned to change the module operation:

- `DATA_W`, sets the data width of the data signal;

- `THRESHOLD`, the value over which to saturate the data.

The device uses the SyoSil Data Transfer Protocol (*sSDT*) Section 4, and was developed respecting the following requirements:

- **RS/01**: It shall be possible to reset the state of the saturation filter by toggling the `rst` input signal.

- **RS/02**: All signals shall react to the rising edge of the input `clk` signal.

- **RS/03**: The saturation functionality of the design shall be evaluated with the `THRESHOLD` parameter value. If the data is below the limits it is propagated to the output on the next rising edge of the `clk` signal. Otherwise, the data is `saturated` and the `out_data` signal will be the `THRESHOLD` value instead.

- **RS/04**: The `in_valid` signal is always propagated to the output on the next rising edge of the `clk`.

- **RS/05**: The *Saturation Filter* shall be compliant with the *sSDT* (simple SyoSil Data Transfer) protocol described in the following section.

4 Simple SyoSil Data Transfer Protocol

The simple SyoSil Data Transfer ($sSDT$) protocol is a simple synchronous data transfer protocol. The protocol has two signals, data and valid, and has two variants, the "producer" and the "consumer", which are modifying the direction of the signal as showed in the Table 4.1.

Signal Name	Producer direction	Consumer direction	Comment
valid	output	input	when asserted, data is valid
data	output	input	the data of the protocol

Table 4.1: *sSDT* protocol signals.

The protocol operation must follow these protocol requirements (PR):

1. **Reset requirement (PR 1)**: when `rst` is high, `valid` can not be high

2. **Data validity requirement (PR 2)**: when `vaild` is high, `data` must have a valid value

3. **Data invalidity requirement (PR 3)**: when `valid` is low, `data` must be 0

A timing diagram outlining the behavior of the protocol is shown in Figure 4.1.

Fig. 4.1: *sSDT* protocol waveform.

5 *sSDT* Universal Verification Component

The *sSDT* Universal Verification Component (*uVC*) is implemented with the intention of generating traffic compliant with the protocol requirements. By developing the *sSDT uVC* it is ensured the reuse of the same component in multiple testbenches, without having to re-implement the code from the beginning. The Figure 5.1 shows the high-level diagram of the *sSDT uVC*.


Fig. 5.1: *sSDT uVC* diagram.

The UVM components described in the Figure 5.1 can be found in the locations defined in the Table 5.2. Consider for the `<ROOT_sSDT>` the following path, `<ROOT>/sat_filter/src/tb/uvc/ssdt/src`.

Component	Path
SSDT Agent	`<ROOT_sSDT>/uvc_ssdt_agent.py`
Configuration	`<ROOT_sSDT>/uvc_ssdt_config.py`
Monitor	`<ROOT_sSDT>/uvc_ssdt_monitor.py`
Driver	`<ROOT_sSDT>/uvc_ssdt_driver.py`
Sequencer	`uvm_sequencer` base class
Coverage	`<ROOT_sSDT>/uvc_ssdt_coverage.py`
SSDT Interface	`<ROOT_sSDT>/uvc_ssdt_interface.py`
SSDT Sequence Lib	`<ROOT_sSDT>/uvc_ssdt_sequence_lib.py`
SSDT Item	`<ROOT_sSDT>/uvc_ssdt_seq_item.py`

Table 5.2: *sSDT* UVC files location.

6 Back2Back Testbench

The Back2Back testbench is developed with the intention of testing the Universal Verification Component (uVC) which is responsible for generating the traffic in compliance with the $sSDT$ protocol.

As showed in the figure 6.1, two $sSDT$ agents will be instantiated in the testbench and connected to the same interface. The "producer" shall drive the data on the interface, while the "consumer" will sample the content of the interface and broadcast them to the testbench.


Fig. 6.1: UVM testbench for the back2back tests for the $sSDT$ uVC.

7 Generic Testbench Architecture

The Figure 7.1 shows the high level structure of the *Saturation Filter* UVM testbench. Analyzing the legend of the diagram it can be seen that most of the classes implemented and used in this testbench are UVM classes. All these base classes represent the "backbone" of the *PyUVM* library that aims to implement the UVM verification methodology in the Python programming language.

Fig. 7.1: UVM testbench for the *Saturation Filter*.

7.1 Base Test

All the testbench components are created and connected in the base test, which is an extension of the `uvm_test`. The test defines the handles for the environment class (`UVM Environment`), for the configuration object class (`Test Configuration`), the sequence class (`Top Sequence`), and for the interface classes required to communicate with the *uVC* (`ssdt interface`).

7.1.1 Build Phase

In the `build_phase` all the class' instances are created. This is achieved with the create method which invokes the class constructor. The major benefit of using the create method is to register the class in the `UVM Factory`. The registration mechanism improves the efficiency and flexibility of the UVM testbenches by allowing the user to do instance overrides and checks for registered type. The interface class is not part of the *PyUVM* library, so the creation cannot be performed with the create method.

During the `build_phase` it is also possible to set the environment and the configuration object classes inside the configuration database (`ConfigDB`) to easily pass these class instances to the entire testbench.

7.1.2 Connect Phase

After all the components have been created, the base test shall connect them as necessary during the `connect_phase`. This implies the correct connection of the DUT signals to the two *sSDT* interfaces, one used by the producer and the other by the consumer.

7.1.3 Run Phase

In contrast with the other two functions mentioned above, the `build_phase` and `connect_phase`, which can be considered as regular Python functions, the `run_phase` on the other hand is a coroutine. This implies that the `run_phase` takes simulation time to run and is the only place where other coroutines can be launched. The `run_phase` is the main simulation phase of the `uvm_test` responsible for running configuration and data traffic sequences to the DUT.

7.2 Environment

The environment component, extended from `uvm_env`, defines handles for the configuration object, the virtual sequencer and the necessary *uVC*'s agents. In the scope of the *Saturation Filter* testbench, the environment contains one *sSDT uVC* acting as a producer and another *sSDT uVC* acting as a consumer. If there is a reference model, the environment shall define handles for the reference model handler and the scoreboard.

7.2.1 Build Phase

In the `build_phase` all the handles previously defined are created similarly as for base test (e.g. using the `create` method). Furthermore, the configuration object can be taken from the `ConfigDB`, through the `get` method, if it was already set by the base test. The configuration object can then be used to update the configuration for all agents inside the environment.

7.2.2 Connect Phase

The `connect_phase` is responsible for the correct connection of the instantiated components. The connection between the sequencers inside the *uVC* agents and the virtual sequencer is done by passing the appropriate handler. Another type of connection is the one between the *uVC* agents and the scoreboard, respectively with the reference model. This is based on a TLM interface, in which analysis port from the agents are connected with analysis export from the scoreboard and reference model.

7.3 Virtual Sequencer

The virtual sequencer defines handles only for the configuration object and the necessary uVC's sequencers. The connection with other testbench components (e.g. agent's sequencers) is completed by the environment.

7.4 Test Configuration

The test configuration, extended from `uvm_object`, creates all uVC's configuration objects. As was previously explained for the base test, the method create is called for all these components. For the *Saturation Filter* testbench, the `data_width` and `threshold` are the configurable parameters.

7.5 Reference Model

The reference model defines handles for the FIFOs that are connected to uVC's analysis ports.

7.5.1 Build Phase

The FIFOs are created in the `build_phase` of the reference model calling the `uvm_tlm_analysis_fifo` constructor. In the case of the *Saturation Filter* testbench, two FIFOs were created, one for each uVC.

In addition to the FIFOs, the `build_phase` of the reference model also creates an analysis port for the communication with the scoreboard component. This is required for sending the reference model items the expected output for the comparison that takes place inside the scoreboard. A coroutine has been defined to make sure that the reference model receives the same inputs as the DUT and generates outputs that are defined to be correct.

7.5.2 Run Phase

The `run_phase` of the reference model is in charge with launching this coroutine.

7.6 Scoreboard

The scoreboard receives both the output from the DUT and from the reference model. The communication with the uVC's and the reference model it is done using `TLM Analysis Ports`. In the *Saturation Filter* testbench the scoreboard defines handles for two FIFOs and two corresponding queues. The first pair is responsible for monitoring and sending the consumer items, while the second one is in charge with the reference model items.

7.6.1 Run Phase

In the `run_phase`, the scoreboard checks the content of the two queues, element by element. If a mismatch is found, an error is asserted.