

Date: / /

Mon Tue Wed Thu Fri Sat

Name Waleed Akram

Roll 20P-0640

Manual # 08

Required equipments:

Wires

Logic gates IC's

Bread Board

Digital experimental board

Electricity

Objective

How to make different types of encoder and decoders using different logic gates circuits

Types of Decoder

There are two types of decoders

Type 1:

2 to 4 line decoders

Type 2:

3 to 8 line decoders

Performed experiments

Decoders

Types of decoders

Encoders


Types of Encoders

Used softwares

logically


Decoder

Decoder is a combinational circuit that has 'n' input lines and maximum of 2^n output lines. A decoder accepts a set of inputs that represents a binary number and activates only that output corresponding to input numbers. All other remain inactive. Its operation is exactly reverse as that of the encoder.



Encoder

An encoder is a combination circuit that converts binary information in the form of 2^n input lines into N output lines, which represent N bit code for the input.




4x2 encoder truth table

Inputs				Outputs	
y_3	y_2	y_1	y_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

4x2 Encoder Diagram

By using two OR Gates




Date: / /

Mon Tue Wed Thu Fri Sat

Octal to Binary Encoder

Octal to Binary Encoder has 8

inputs y_7 to y_0 and three output
 A_2, A_1, A_0



20P-0640

Date: / /

08

Mon Tue Wed Thu Fri Sat

Parity encode

y_3	y_2	y_1	y_0	A_1	A_0	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	0	1	1
0	1	0	0	1	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
0	1	1	1	1	0	1
1	0	0	0	1	1	1
1	0	0	1	1	1	1
1	0	1	0	1	1	1
1	0	1	1	1	1	1
1	1	0	0	1	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	1	1	1

Priority Encode


If two or more input lines are high at the same time, then input with high priority be considered have 4 inputs y_0, y_1, y_2, y_3 & 2 outputs A_1, A_0

Inputs


Outputs

y_3	y_2	y_1	y_0	A_1	A_0	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1

Diagram of priority encoder



Priority Encoder Diagram



K-map for A_1

$y_3 y_2$	00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

K-map for A_2

$y_3 y_2$	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	1	1	1	1
10	1	1	1	1


$$A_1 = y_3 + y_2$$

$$A_0 = y_3 + y_2' y_1$$

$$V = y_3 + y_2 + y_1 + y_0$$

2-4 Decoder

2 to 4 decoder has 2 inputs

 A_1 , A_2 and (4) four outputs
 y_3, y_2, y_1, y_0


(inputs)

(outputs)

 D_3

Zaheer Book Depot


0300-8016714

Date: / /

inputs, Outputs.

A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


2 to 4 Decoder circuit diagram



3 to 8 Decoder

3 to 8 Decoder has 3 input, $2^3 = 8$ and total combinations are

$D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$ outputs



Boolean expression for table

$$A = y_8 + y_9$$

$$B = y_4 + y_5 + y_6 + y_7$$

$$C = y_2 + y_3 + y_6 + y_7$$

$$D = y_1 + y_3 + y_5 + y_7 + y_8$$

Inputs

BCD Output

y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7	y_8	y_9	A	B	C	D
1	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	0	0	1	0	0	0	0	1	1	0
0	0	0	0	0	0	0	1	0	0	0	1	1	1
0	0	0	0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	0	0	0	0	0	1	1	0	0	1

Date: / /

Mon Tue Wed Thu Fri Sat

Conclusion:

We learnt in today lab
how to design encoders and decoders
and tries applications-