2022 Digital IC Design

Homework 4: Edge-Based Line Average interpolation

NAME		王梓帆							
Student II)	N26114976							
				Simul	atio	n Resi	ult		
Functional	Pass		Gate-level	D		Clock	18.07	Gate-level	52747.6(ns)
simulation			simulation	Pass		width	width (ns) simulation	simulation time	
your pre-sim result of test patterns #						your post-sim result of test patterns Congratulations! Result image data are generated successfully! The result is PASS!!! Note: Sfinish : D:/DIC2022/file/testfixture.v(176) Time: 52747598 ps Iteration: 0 Instance: /TB ELA			
Total logic	r elem	ents		Syntl		s Resu	lt		
Total logic elements Total memory bit						0			
Embedded multiplier 9-bit element						0			
			Flow Summary Flow Status Quartus II 64-Bit Vers Revision Name Top-level Entity Name Family Device Timing Models Total logic elements Total combination Dedicated logic re Total registers Total pins Total wirtual pins Total memory bits Embedded Multiplier 9 Total PLLs	e hal functions egisters	Succes 13.0.1 ELA Cyclon EP2C7 Final 334 / 6 330 / 6 115 39 / 6 0 0 / 1,1 0 / 300	ssful - Wed Ma 1 Build 232 06,	%) %)		
				criptio			docian		

本次作業主要可以分成兩個部分,第一個部分是以 verilog 完成 ELA 的演算 法,在一開始會將 wen 訊號以及 req 訊號拉起,開始讀入檔案,讀完檔案後, 會根據各個像素去找他的六個相鄰點,先判斷是左邊界、右邊界或是非邊界的 狀況,根據不同的狀況,去算出該插入點的對應數值,把每一格數值求出,就 可以與 golden data 比對是否正確。

第二個部分則是透過 python 完成圖片與 golden 資料的輸出,這邊使用的是 python 3.9.7 及 python-opencv 與 numpy,產生的方式與 verilog 差異不大。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit$ element) \times (longest gate-level simulation time in ns) = $334 \times 52747 = 17617498$ ns