

## **Problem 3**

- Assume the following configuration for a processor with a cache:
  - Cache size = 16B
  - Cache block size = 4B or 8B
  - Data variable size = 4B
  - Allocation of data variables in the main memory =>
  - Evicting the earliest installed item when cache is full
- The following access sequence for data variables is generated by a program
  - ACEGACEGBDFHBDFH
- Please
  - Compute the number of cache hits and misses for the two different cache block sizes (4B or 8B)
  - Explain the results to evaluate cache block size design




## **Solution to Problem 3**

- ACEGACEGBDFHBDFH
- Case 1: block size = 4B




## **Solution to Problem 3**

- ACEGACEGBDFHBDFH
- Case 2: block size = 8B




#### • ABCDABEFABEFCDEF

• FIFO replacement: evict the earliest installed



#### • ABCDABEFABEFCDEF

• LRU replacement



# Problem 2: address translation


- A main memory (hardware) has size 1MB
- A program (virtual memory) has size 16MB
- In a paging system, the size of one page is 1KB
- Questions
  - · How many frames does the main memory contain?
  - · How many virtual pages does the program contain?
  - How many bits are needed to address a byte in the main memory?
  - How many bits are needed to address a byte in the virtual memory?

11.....1111 = (M-1)<sub>10</sub>

byte

byte

byte



**Problem 2: address translation** 

Page

1KB

Page

byte

byte

1MB / 1KB = 1024

16MB / 1KB = 16k

byte

byte

byte

byte

byte

byte

...

byte

byte


byte

byte

11.....1111 = (M-1)<sub>10</sub>

Memory

1MB



· How many bits are needed to address a byte in a page?

