Y86 Instruction Set Reference

Instruction		Byte offset from PC Instruction Byte offset				set f	t from PC															
	0	1	2	3	4	5	6	7	8	9		-	0	1		2	3	4	5	6	7	8
halt	0 0				jXX Dest	7	fn	Dest														
nop	1 0				call Dest	8	0	Dest														
cmovXX rA, rB	2 fn	rA rB									ret	9	0									
irmovq V, rB	3 0	f rB				7	7				pushq rA	a	0	rA	f							
rmmovq rA, D(rB)	4 0	rA rB				Ι)				popq rA	b	0	rA	f							
mrmovq D(rB), rA	5 0	rA rB				Ι)				iotrap id	С	id									
OPG rA rB	6 fn	rA rB									•			_								

cmovXX:	
rrmovq	20
cmovle	21
cmovl	22
cmove	23
cmovne	24
cmovge	25
cmovg	26

OPq:	
addq	60
subq	61
andq	62
xorq	63

jXX:	
jmp	70
jle	71
jl	72
jе	73
jne	74
jge	75
jg	76

0
1
2
3
4
5

Registers							
%rax+	0	%rbp*	5				
rcx^{\dagger}	1	%rsi ⁺	6				
$%$ rd x^{+}	2	%rdi+	7				
%rbx*	3	%r8-%r	11+				
%rsp	4	%r12-%r	14*				
+:							

2	%rdi ⁺	7	%rdz
3	%r8-%r	11+	%rcz
4	%r12-%r	:14*	%r8
cates	%r9		

Args: %rdi %rsi

Status Codes:			
AOK	1		
HLT	2		
ADR	3		
INS	4		

In the following semantics, **PC**, **STAT**, and **CC** refer to the program counter, status code, and condition codes of the CPU.

Stage	HALT	NOP	cmovXX	IRMOVQ
Fch	icode:ifun ← M _l [PC]	icode:ifun ← M ₁ [PC]	icode:ifun ← M _l [PC]	icode:ifun ← M ₁ [PC]
			rA:rB ← M _l [PC+1]	rA:rB ← M ₁ [PC+1]
				valC ← M ₈ [PC+2]
	valP ← PC + 1	valP ← PC + 1	valP ← PC + 2	valP ← PC + 10
Dec			$valA \leftarrow R[rA]$	
Exe	STAT ← HLT		valE ← valA	valE ← valC
			<pre>Cnd ← Cond(CC,ifun)</pre>	.]
Mem				
WB			Cnd ? $R[rB] \leftarrow valE$	$R[rB] \leftarrow valE$
PC	PC ← valP	PC ← valP	PC ← valP	PC ← valP
Stage	RMMOVQ	MRMOVQ	OPq	jxx
Fch	icode:ifun ← M1[PC]	icode:ifun ← M1[PC]	icode:ifun ← M ₁ [PC]	icode:ifun ← M ₁ [PC]
	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	$rA:rB \leftarrow M_1[PC+1]$	
	valC ← M ₈ [PC+2]	valC ← M ₈ [PC+2]		valC ← M ₈ [PC+1]
	valP ← PC + 10	valP ← PC + 10	valP ← PC + 2	valP ← PC + 9
Dec	valA ← R[rA]		valA ← R[rA]	
	valB ← R[rB]	valB ← R[rB]	valB ← R[rB]	
Exe	valE ← valB + valC	valE ← valB + valC	valE ← valB OP valA	<pre>Cnd ← Cond(CC,ifun)</pre>
			Set CC (ZF, SF, & OF)	
Mem	M ₈ [valE] ← valA	$valM \leftarrow M_8[valE]$.	
WB		$R[rA] \leftarrow valM$	R[rB] ← valE	
PC	PC ← valP	PC ← valP	PC ← valP	PC ← Cnd ? valC:vall
Stage	CALL	RET	PUSHQ	POPQ
Fch	icode:ifun ← M1[PC]	icode:ifun ← M1[PC]	icode:ifun ← M ₁ [PC]	icode:ifun ← M ₁ [PC]
			$rA:rB \leftarrow M_1[PC+1]$	rA:rB ← M ₁ [PC+1]
	valC ← M ₈ [PC+1]			
	valP ← PC + 9	valP ← PC + 1	valP ← PC + 2	valP ← PC + 2
Dec		valA ← R[RSP]	valA ← R[rA]	valA ← R[RSP]
	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]	valB ← R[RSP]
Exe	valE ← valB - 8	valE ← valB + 8	valE ← valB - 8	valE ← valB + 8
Mem	M ₈ [valE] ← valP	valM ← M ₈ [valA]	M ₈ [valE] ← valA	valM ← M8[valA]
WB	R[RSP] ← valE	R[RSP] ← valE	R[RSP] ← valE	R[RSP] ← valE
				$R[rA] \leftarrow valM$
РC	PC ← valC	PC ← valM	PC ← valP	PC ← valP

indic

^{*} indicates callee-save