

movq Operand Combinations

	Source	Dest	Src, Dest	C code
movq	Imm	Reg	movq \$0x4, %rax	temp = 0x4;
		Mem	movq \$-147, (%rax)	*p = -147;
	Reg	Reg	movq %rax, %rdx	temp2 = temp1;
		Mem	movq %rax, (%rdx)	*p = temp;
	Mem	Reg	movq (%rax), %rdx	temp = *p;


Cannot do memory-memory transfer with a single instruction!

Type	Form	Operand value	Name	Instruction	Effect	Description
Immediate	$\$Imm$	Imm	Immediate	leaq S, D	$D \leftarrow \&S$	Load effective address
Register	r_a	$R[r_a]$	Register	inc D	$D \leftarrow D+1$	Increment
				dec D	$D \leftarrow D-1$	Decrement
				neg D	$D \leftarrow -D$	Negate
Memory	Imm	$M[Imm]$	Absolute	not D	$D \leftarrow \sim D$	Complement
Memory	(r_a)	$M[R[r_a]]$	Indirect	add S, D	$D \leftarrow D + S$	Add
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement	sub S, D	$D \leftarrow D - S$	Subtract
Memory	(r_b, r_i)	$M[R[r_b] + R[r_i]]$	Indexed	imul S, D	$D \leftarrow D * S$	Multiply
Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed	xor S, D	$D \leftarrow D \wedge S$	Exclusive-or
Memory	$(, r_i, s)$	$M[R[r_i] \cdot s]$	Scaled indexed	or S, D	$D \leftarrow D S$	Or
Memory	$Imm(, r_i, s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed	and S, D	$D \leftarrow D \& S$	And
Memory	(r_b, r_i, s)	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed	sar k, D	$D \leftarrow D \ll k$	Left shift
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed	shl k, D	$D \leftarrow D \ll k$	Left shift (same as SAL)
				sar k, D	$D \leftarrow D \gg_A k$	Arithmetic right shift
				shr k, D	$D \leftarrow D \gg_L k$	Logical right shift

63	31	15	7	0	63	31	15	7	0
%rax	%eax	%ax	%al		%r8	%r8d	%r8w	%r8b	
%rbx	%ebx	%bx	%bl		%r9	%r9d	%r9w	%r9b	
%rcx	%ecx	%cx	%cl		%r10	%r10d	%r10w	%r10b	
%rdx	%edx	%dx	%dl		%r11	%r11d	%r11w	%r11b	
%rsi	%esi	%si	%sil		%r12	%r12d	%r12w	%r12b	
%rdi	%edi	%di	%dil		%r13	%r13d	%r13w	%r13b	
%rbp	%ebp	%bp	%bpl		%r14	%r14d	%r14w	%r14b	
%rsp	%esp	%sp	%spl		%r15	%r15d	%r15w	%r15b	

B = byte = 1 bytes
 W = word = 2 bytes
 L = long = 4 bytes
 Q = quadword = 8 bytes

Single bit registers



- **CF** Carry Flag (for *unsigned*) **SF** Sign Flag (for *signed*)
- **ZF** Zero Flag **OF** Overflow Flag (for *signed*)

Implicitly set (as side effect) by arithmetic operations

Example: `addq Src, Dest` \leftrightarrow `t = a+b`

CF set if carry out from most significant bit (unsigned overflow)

ZF set if `t == 0`

SF set if `t < 0` (as signed)

OF set if two's-complement (signed) overflow

`(a>0 && b>0 && t<0) || (a<0 && b<0 && t>=0)`

Note: `leaq` is not considered as arithmetic instruction

Explicit Setting by Compare Instruction

▪ `cmpq Src1, Src2`

▪ `cmpq b, a` like computing `a-b` without setting destination

▪ **CF set** if carry out from most significant bit (used for unsigned comparisons)


▪ **ZF set** if `a == b`

▪ **SF set** if `(a-b) < 0` (as signed)

▪ **OF set** if two's-complement (signed) overflow

`(a>0 && b<0 && (a-b)<0)`

`|| (a<0 && b>0 && (a-b)>0)`



Explicit Setting by Test instruction

▪ `testq Src1, Src2`

▪ `testq b, a` like computing `a&b` without setting destination

▪ Sets condition codes based on value of `Src1` & `Src2`

▪ Useful to have one of the operands be a mask

▪ **ZF set** when `a&b == 0`

▪ **SF set** when `a&b < 0`



SetX	Condition	Description
<code>sete</code>	ZF	Equal / Zero
<code>setne</code>	\sim ZF	Not Equal / Not Zero
<code>sets</code>	SF	Negative
<code>setns</code>	\sim SF	Nonnegative
<code>setg</code>	\sim (SF^OF) & \sim ZF	Greater (Signed)
<code>setge</code>	\sim (SF^OF)	Greater or Equal (Signed)
<code>setl</code>	(SF^OF)	Less (Signed)
<code>setle</code>	(SF^OF) ZF	Less or Equal (Signed)
<u><code>seta</code></u>	\sim CF & \sim ZF	Above (unsigned)
<u><code>setb</code></u>	CF	Below (unsigned)

type is unsigned

SetX Instructions:

- Set *single byte* based on combination of condition codes

One of addressable byte registers

- Does not alter remaining bytes
- Typically use `movzbl` to finish job
 - 32-bit instructions also set upper 32 bits to 0

```
int gt (long x, long y)
{
    return x > y;
}
```

Register	Use(s)
<code>%rdi</code>	Argument <code>x</code>
<code>%rsi</code>	Argument <code>y</code>
<code>%rax</code>	Return value

```
cmpq    %rsi, %rdi    # Compare x:y
setg     %al           # Set when >
movzbl   %al, %eax     # Zero rest of %rax
ret
```

jX	Condition	Description
jmp	1	Unconditional
jbe	ZF	Equal / Zero
jne	~ZF	Not Equal / Not Zero
js	SF	Negative
jns	~SF	Nonnegative
jg	~(SF^OF) & ~ZF	Greater (Signed)
jge	~(SF^OF)	Greater or Equal (Signed)
jl	(SF^OF)	Less (Signed)
jle	(SF^OF) ZF	Less or Equal (Signed)
ja	~CF & ~ZF	Above (unsigned)
jb	CF	Below (unsigned)

Conditional Move Example

```
long absdiff
(long x, long y)
{
    long result;
    if (x > y)
        result = x-y;
    else
        result = y-x;
    return result;
}
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	Return value

```
absdiff:
    movq    %rdi, %rax    # x
    subq    %rsi, %rax    # result = x-y
    movq    %rsi, %rdx
    subq    %rdi, %rdx    # eval = y-x
    cmpq    %rsi, %rdi    # x:y
    cmovle  %rdx, %rax    # if <=, result = eval
    ret
```

leaq 7(%rdi), %rax ==> **t = x + 7, t in %rax**
testq %rdi, %rdi ==> **x & x, set conditional codes**
cmovns %rdi, %rax ==> **if (x&x >= 0), t = x**
sarq \$3, %rax ==> **t = t >> 3**

一种得到准确的负数除法结果的方法

(直接算术右移, 所得商(整数)比正确的永远小 1, 通过加 7 使其进入上一组“轮回”可以使其商增加 1, 同时可以辨别正数)

```

long fun(long a, long b) {
    long result = b;
    while (b>0) {
        result = result * a;
        b = b - a;
    }
    return result;
}

```

GOTO Version (do-while)

```

long result = b;
if (!(b>0)) goto DONE;
LOOP:
    result = result * a;
    b = b - a;
TEST:
    if (b>0) goto LOOP;
DONE:
    return result;

```

GOTO Version (jump-to-middle) GOTO Version (do-while)

```

long result = b;
goto TEST;
LOOP:
    result = result * a;
    b = b - a;
TEST:
    if (b>0) goto LOOP;
DONE:
    return result;

```

```

long result = b;
if (!(b>0)) goto DONE;
LOOP:
    result = result * a;
    b = b - a;
TEST:
    if (b>0) goto LOOP;
DONE:
    return result;

```

```

Func:
    movq    %rsi, %rax    # result = b
    cmpq    $0, %rsi     # compare b and 0
    jng     DONE        # if (!(b>0)) goto DONE
LOOP:
    imulq   %rdi, %rax    # result = result * a
    subq    %rdi, %rsi    # b = b - a
TEST:
    cmpq    $0, %rsi     # compare b and 0
    jg      LOOP         # goto LOOP
DONE:
    ret

```

Variable	register
a	%rdi
b	%rsi
result	%rax

15

fun:

```

    movq    %rsi, %rax    # result = b
L2:
    cmpq    $0, %rsi     # compare b and 0
    jg      L3            # if (b>0) goto L3
    ret                                # return result

```

L3:

```

    imulq   %rdi, %rax    # result = result * a
    subq    %rdi, %rsi    # b = b - a
    jmp     L2            # goto L2

```

```

long fun(long a, long b) {
    long result = b;
    while (b>0) {
        result = result * a;
        b = b - a;
    }
    return result;
}

```

Variable	register
a	%rdi
b	%rsi
result	%rax

An example of while loop

“For” Loop → While Loop

For Version

```

for (Init; Test; Update )
    Body

```




While Version

```

Init;
while (Test) {
    Body
    Update;
}

```

Instruction	Description		
CMOVA <i>r16, r/m16</i>	Move if above (CF=0 and ZF=0)		
CMOVA <i>r32, r/m32</i>	Move if above (CF=0 and ZF=0)		
CMOVAE <i>r16, r/m16</i>	Move if above or equal (CF=0)	CMOVNB <i>r16, r/m16</i>	Move if not below (CF=0)
CMOVAE <i>r32, r/m32</i>	Move if above or equal (CF=0)	CMOVNB <i>r32, r/m32</i>	Move if not below (CF=0)
CMOVB <i>r16, r/m16</i>	Move if below (CF=1)	CMOVNBE <i>r16, r/m16</i>	Move if not below or equal (CF=0 and ZF=0)
CMOVB <i>r32, r/m32</i>	Move if below (CF=1)	CMOVNBE <i>r32, r/m32</i>	Move if not below or equal (CF=0 and ZF=0)
CMOVBE <i>r16, r/m16</i>	Move if below or equal (CF=1 or ZF=1)	CMOVNC <i>r16, r/m16</i>	Move if not carry (CF=0)
CMOVBE <i>r32, r/m32</i>	Move if below or equal (CF=1 or ZF=1)	CMOVNC <i>r32, r/m32</i>	Move if not carry (CF=0)
CMOVC <i>r16, r/m16</i>	Move if carry (CF=1)	CMOVNE <i>r16, r/m16</i>	Move if not equal (ZF=0)
CMOVC <i>r32, r/m32</i>	Move if carry (CF=1)	CMOVNE <i>r32, r/m32</i>	Move if not equal (ZF=0)
CMOVE <i>r16, r/m16</i>	Move if equal (ZF=1)	CMOVNG <i>r16, r/m16</i>	Move if not greater (ZF=1 or SF<>OF)
CMOVE <i>r32, r/m32</i>	Move if equal (ZF=1)	CMOVNG <i>r32, r/m32</i>	Move if not greater (ZF=1 or SF<>OF)
CMOVG <i>r16, r/m16</i>	Move if greater (ZF=0 and SF=OF)	CMOVNGE <i>r16, r/m16</i>	Move if not greater or equal (SF<>OF)
CMOVG <i>r32, r/m32</i>	Move if greater (ZF=0 and SF=OF)	CMOVNGE <i>r32, r/m32</i>	Move if not greater or equal (SF<>OF)
CMOVGE <i>r16, r/m16</i>	Move if greater or equal (SF=OF)	CMOVNL <i>r16, r/m16</i>	Move if not less (SF=OF)
CMOVGE <i>r32, r/m32</i>	Move if greater or equal (SF=OF)	CMOVNL <i>r32, r/m32</i>	Move if not less (SF=OF)
CMOVL <i>r16, r/m16</i>	Move if less (SF<>OF)	CMOVNLE <i>r16, r/m16</i>	Move if not less or equal (ZF=0 and SF=OF)
CMOVL <i>r32, r/m32</i>	Move if less (SF<>OF)	CMOVNLE <i>r32, r/m32</i>	Move if not less or equal (ZF=0 and SF=OF)
CMOVLE <i>r16, r/m16</i>	Move if less or equal (ZF=1 or SF<>OF)		
CMOVLE <i>r32, r/m32</i>	Move if less or equal (ZF=1 or SF<>OF)		
CMOVNA <i>r16, r/m16</i>	Move if not above (CF=1 or ZF=1)		
CMOVNA <i>r32, r/m32</i>	Move if not above (CF=1 or ZF=1)		
CMOVNAE <i>r16, r/m16</i>	Move if not above or equal (CF=1)		
CMOVNAE <i>r32, r/m32</i>	Move if not above or equal (CF=1)		
		CMOVNO <i>r16, r/m16</i>	Move if not overflow (OF=0)
		CMOVNO <i>r32, r/m32</i>	Move if not overflow (OF=0)
		CMOVNP <i>r16, r/m16</i>	Move if not parity (PF=0)
		CMOVNP <i>r32, r/m32</i>	Move if not parity (PF=0)
		CMOVNS <i>r16, r/m16</i>	Move if not sign (SF=0)
		CMOVNS <i>r32, r/m32</i>	Move if not sign (SF=0)
		CMOVNZ <i>r16, r/m16</i>	Move if not zero (ZF=0)
		CMOVNZ <i>r32, r/m32</i>	Move if not zero (ZF=0)
		CMOVO <i>r16, r/m16</i>	Move if overflow (OF=0)
		CMOVO <i>r32, r/m32</i>	Move if overflow (OF=0)
		CMOVPP <i>r16, r/m16</i>	Move if parity (PF=1)
		CMOVPP <i>r32, r/m32</i>	Move if parity (PF=1)
		CMOVPE <i>r16, r/m16</i>	Move if parity even (PF=1)
		CMOVPE <i>r32, r/m32</i>	Move if parity even (PF=1)
		CMOVPO <i>r16, r/m16</i>	Move if parity odd (PF=0)
		CMOVPO <i>r32, r/m32</i>	Move if parity odd (PF=0)
		CMOVSS <i>r16, r/m16</i>	Move if sign (SF=1)
		CMOVSS <i>r32, r/m32</i>	Move if sign (SF=1)
		CMOVZ <i>r16, r/m16</i>	Move if zero (ZF=1)
		CMOVZ <i>r32, r/m32</i>	Move if zero (ZF=1)



A. Inserting **a single register** to produce a two-stage pipeline. Where should the register be inserted to maximize throughput? What would be the throughput and latency?

B. Where should **two registers** be inserted to maximize the throughput of a three-stage pipeline? What would be the throughput and latency?

? stages	Where?	Throughput and latency
2	A B, 80 220 B C, 110 190 C D, 170 130 D E, 220 80 E F, 290 10	$Th = 1 / ((170 + 20) * 10^{-12}) = 5.26 * 10^9 \text{ IPS}$ $Latency = (170 + 20) * 2 = 380 \text{ ps}$
3	10 possibilities AB CD EF, 110 110 80	$Th = 1 / ((110 + 20) * 10^{-12}) = 7.69 * 10^9 \text{ IPS}$ $Latency = (110 + 20) * 3 = 390 \text{ ps}$