# **Report of CS202 Final Project**

#### Part 1. Introduction to Our CPU

#### (1) Cycle Design

We designed a multi-cycle CPU, whose implementation will be introduced in detail in **Part 2**.

#### (2) CPI

Since we have designed a multi-cycle CPU, our CPI varies from 2 to 4 according to different instructions.

### (3) Reset Signal

Our reset signal is high-sensitive, which means our CPU will be reset to initial stage if the reset signal is high.

#### (4) Interfaces

Our CPU uses 23 switches, 17 LEDs, a 7-segment digital display tube as IO, and a UART transmit interface.

K17 to L21 is the 17 LEDs that used in outputting data.

y9 is the reset switch, w9 to u6 is the 16 switches that used in inputting numbers, w5 is the enable switch of 7-segment tube, w6 is the enable switch of LED, U5 is the switch used in switching test case 1 and test case 2, T5, T4 and R4 are the 3 switches used in switching mode in each test case.

w4 is the UART transmit enable signal and v19 is the interface receiving UART data. Once the signal is high, all the sequential modules except the Instruction Memory will be reset. Then the Instruction Memory will be rewritten with the data that is transmitted into FPGA through UART by v19.

## **Part 2. Top Module Introduction**

Our CPU's top module is actually a wrapper that wraps CPU and IO processors into one module (see **Part 4**.)

We call top module as **CPU wrap module** and the CPU top module (has all the sub-modules) as **CPU top module**.

In CPU wrap module, it get the raw input data from outside and send processed input data into CPU, also it will get the raw output data from CPU and send processed signals to LED and 7-segment tubes (see **Part 4**). This can reduce the coupling of our modules.




Figure 1. Connection of sub-modules of CPU wrap module

The diagram of the inner connection of **CPU wrap module** is shown in Figure 1.

We didn't put the CPU top module's inner connection diagram here because it's too large.

To see the full picture of the diagram of the CPU top module, please see <u>CPU top module</u> <u>diagram</u>.

#### Part 3. Sub-module Introductions

#### (1) Clock divider

```
1 input clkin;  // clock signal generated by oscillation in Y18
2 output clkout;  // modified clock signal with lower frequency
```

Modify the oscillation in Y18 into a signal with acceptable frequency.

#### (2) Instruction Fetcher

```
1 // inputs
   // from ALU
 3 input
               [31:0]
                               Addr_result;
                                                     // the calculated address
    from ALU
    input
                                                     // while Zero is 1, it means
                               zero;
    the ALUresult is zero
 5
                [31:0]
                                                     // the address of
    input
                               read_data_1;
    instruction used by jr instruction
 7
    input
                               Branch;
 8
    input
                               nBranch;
    input
9
                               Jmp;
10
    input
                               Jal;
    input
11
                               Jr;
12
    input
                               clock;
13
    input
                               reset;
14
    input
                               Pause:
15
    input
                                                     // enable signal from FSA
                               IF_ena;
    (see Part 5)
16
17
    // uart inputs
18
    input wire
                                                     // renew == 1 means CPU is
                               renew;
    rewriting instructions into memory
                                                     // data transmitted into
19
    input wire [31:0]
                              imem_write_data;
    FPGA through UART
```

```
20 input wire [31:0] addr_pointer;
                                              // the address that a
   instruction from UART should be written to
21
22 // outputs
23 output
             [31:0]
                          Instruction;
24 output [31:0]
                         branch_base_addr; // (pc+4) to ALU which is
  used by branch type instruction
25 output
          [31:0]
                          link_addr;
                                             // (pc+4) to decoder which
   is used by jal
```

Fetch instructions from instruction memory according to PC and update PC according to instruction. It will update PC at positive edge and at every negative edge the instruction in memory will be read.

#### (3) Decoder

```
1 // inputs
            [31:0] Instruction;
 2
   input
 3 input
              [31:0] read_data;
 4 input
              [31:0] ALU_result;
   input
              [31:0] io_input;
                                        // input from outside (processed by
   CPU wrap module)
   input
                      Jal;
                                        // 0 : data from alu, write to rt/rd
   1 : data from pc + 4, write to $ra
7
   input
                      RegWrite;
                                        // write in register
   input
                                        // 1 : read data 0 : alu result
8
                      MemtoReg;
9
   input
                                        // 0 : rt 1 : rd
                     RegDST;
10
   input
                      clock, reset;
             [31:0] opcplus4;
11 input
                                        // from ifetch link_address
12
   input
                      ID_ena;
                                        // enable signal from FSA (see Part
    5)
13
   input
                      WB_ena;
                                        // enable signal from FSA (see Part
    5)
14
15
   // outputs
16 output reg [31:0] read_data_1;
    output reg [31:0] read_data_2;
17
18
   output reg [31:0] imme_extend;
   output reg [31:0] io_output;
                                        // output to the LED and 7-segment
19
    tube
                                         // 1s stop signal
20
   output reg
                      Pause:
```

Sensitive to positive edge of clock signal. Decode the instruction, get data from registers and write data back to registers. **Also it will process the operation of I/O and pause** (see **Part 4**).

#### (4) Controller

```
1 // inputs
  input
         [5:0]
                  Opcode;
3
  input
          [5:0]
                  Function_opcode;
4
5
  //outputs
6 output
                  Jr;
7
  output
                  RegDST;
  output
                  ALUSrc;
   output
                  MemtoReg;
```

```
10 output
                   Jmp;
11
   output
                   Jal;
12
   output
                   Branch;
13 output
                   nBranch;
14 output
                   RegWrite;
15
   output
                   MemWrite;
16
   output
                   I_format;
17
   output
                   Sftmd;
18 output [1:0] ALUOp;
19
    output
                   syscall;
                                          // whether the current instruction
    is syscall (see Part 4)
```

Resolve the current instruction and send out control signals to the other modules.

#### (5) ALU

```
1 // inputs
   // from decoder
 2
           [31:0] read_data_1;
 3
   input
                                         // the source of Ainput
 4
   input
              [31:0] read_data_2;
                                        // one of the sources of Binput
 5
   input
              [31:0] imme_extend;
                                        // one of the sources of Binput
   // from ifetch
 6
7
   input [5:0]
                      Function_opcode;
                                        // instructions[5:0]
              [5:0] opcode;
 8
   input
                                         // instruction[31:26]
 9
   input
              [4:0]
                      Shamt;
                                        // instruction[10:6], the amount of
    shift bits
   input [31:0] PC_plus_4;
                                        // pc + 4
10
11
   // from controller
   input
           [1:0]
                                        // { (R_format || I_format) ,
12
                      ALUOp;
    (Branch || nBranch) }
    input
                                        // 1 means the 2nd operand is an
13
                      ALUSrc;
    immedite (except beq, bne)
   input
                      I_format;
                                        // 1 means I-Type instruction except
14
    beq, bne, LW, SW
15
   input
                      Sftmd;
                                         // 1 means this is a shift
    instruction
   input
                                         // 1 means this is a jr instr
16
                      Jr;
17
18
   // outputs
                                         // 1 means the ALU_reslut is zero, 0
19
   output
                      zero;
    otherwise
   output reg [31:0] ALU_Result;
                                        // the ALU calculation result
20
21 output
               [31:0] Addr_Result;
                                         // the calculated instruction
    address
```

Calculate the result of mathematical operations and PC addresses.

#### (6) Data Memory

```
1 // inputs
 2 input
                      clock;
 3
   input [31:0]
                      address;
4 input [31:0]
                     write_data;
   input
                                       // control signal from controller
 5
                     Memwrite;
 6 input
                                       // enable signal from FSA (see Part
                     MEM_ena;
   5)
7
   input
                                       // uart mode signal
                     renew;
   input [31:0]
                     uart_data;
8
                                       // data read from uart
                                       // uart data write address
9 input [31:0]
                     uart_addr;
10
11 // outputs
12 output [31:0]
                      read_data;
```

Read data according to address at every positive edge. Write data to specific address at positive edge while enable signal is high.

#### (7) UART Reader

```
1 // inputs
2
  input
                          reset;
3 input
                          clock;
4
  input
                          din;
                                             // data transmitted through UART,
  1 bit at one time
6 // outputs
7
  output reg [31:0]
                          imem_write_data;
                                            // data that should be written to
  memories
  output reg [31:0]
                          addr_pointer;
                                             // the write address of a memory
```

Receives the data transmitted by UART through [Y19], one bit at each time at positive edge, and it will save it until it get 32 bits.

Send the write data and the address to the memory, the write data always corresponds to the address.

Once the UART reader receives 32 bit, it will refresh <code>imem\_write\_data</code> and <code>addr\_pointer</code>.

#### (8) Tube Parser

```
1 // inputs
2
  input
                         rst;
  input
3
                         clk;
4 input
            [31:0]
                         input_num;
                                            // raw output data from CPU (see
  Part 4)
5
6 // outputs
                                            // 7-segment tube control signals
7
  output reg [7: 0]
                         seg_en;
8 output reg [7: 0]
                         seg_out;
                                            // 7-segment tube control signals
```

Parse the raw data in io\_output into the signals that control the display of 7-segment tube (see **Part 4**).

At each positive edge, it will refresh seg\_en and seg\_out to display different numbers on the tube at different digits.

## Part 4. syscall Instruction & I/O Design & Pause Design

Different from the IO design in PPT, we designed an architecture of IO imitating the syscall instruction in MIPS.

We added a new instruction syscall, which in machine code is 0xffffffff.

Once the controller and decoder find that the current instruction is syscall, the controller will set syscall signal to high (this will be received by the FSA in the top module), and decoder will get the data in register \$v0, and execute the input, output or pause process according to \$v0. If \$v0 == 5 then input; if \$v0 == 1 then output; if \$v0 == 11 then pause for 1 second. The implementation is shown in Code 1.

```
1 // in decoder
   if(Instruction == 32'hffff_ffff)
 3
    begin
        if(Registers[2] == 32'd5)
4
 5
             Registers[2] <= io_input;</pre>
        else if (Registers[2] == 32'd1)
 6
             io_output <= Registers[4];</pre>
8
        else if (Registers[2] == 32'd111)
9
10
             if(counter == 32'h00af_79e0) // a counter used to count 11,500,000
    cycles (1 second)
11
             begin
12
                Pause <= 1'b0;
                 counter <= 32'h0000_0000;</pre>
13
14
            end
15
             else
16
             begin
17
                 Pause <= 1'b1;
                 counter <= counter + 1'b1;</pre>
18
19
             end
20
        end
    end
21
22
    // in controller
23
    assign syscall = (Opcode == 6'b111111) ? 1'b1 : 1'b0;
```

Code 1. Syscall response

We will introduce input, output and pause in detail.

### (1) Input

We added a new 32-bit port <code>io\_input</code> in module decoder. The top wrap module receives the signals from the switches, process it into a 32-bit number and send it to <code>io\_input</code> in decoder. The 32 bits respectively stand for:

```
io_input[31]: 1 represents the current case is testcase 2 and 0 represents
testcase 1.
io_input[30:28]: The three input mode signals.
io_input[27:16]: No meaning, all set to 0.
io_input[15:0]: 16 input number signals.
```

Once the decoder finds v0 = 5, it will assign v0 with the 32 bits in  $io_input$ , just the same as MIPS.

Then the input is read into \$v0 and we can process it through instructions.

#### (2) Output

We added a new 32-bit register-type port <code>io\_output</code> as the output port in module decoder. Once the decoder finds <code>\$v0 == 1</code>, it will assign <code>io\_input</code> with the data in <code>\$a0</code>, just like MIPS.

The <code>io\_output</code> port will continuously send out signals to the top wrap module outside the CPU. There is one thing important that no matter the output device is 7-segment tube or LED, the data in <code>io\_output</code> is the same.

```
1 // in module cpu_wrap, which is the upper module of CPU.
 2 // For LED, we only need to output the lower 17 bits in io_output
 3 assign led_out_sig = (led_output & ~reset) ? io_output[16:0] :
    17'b0_0000_0000_0000_00000;
   assign seg_en = (tube_output & ~reset) ? seg_en_orig : 8'b1111_1111;
    assign seg_out = (tube_output & ~reset) ? seg_out_orig : 8'b1111_1111;
 7
    Tube_Show ts( // This is a module that parses raw number into 7-segment
    signals
8
                  .rst(reset),
9
                  .clk(div_clk),
10
                  .input_num(io_output),
11
                  .seg_en(seg_en_orig),
12
                 .seg_out(seg_out_orig)
13
              );
```

Code 2. Output signals

We know that to show a same number in 7-segment tube and LED, we need two groups of totally different signals. So the top module will parse the raw signal in <code>io\_input</code> into signals that can be recognized by LED and 7-segment tube. The code is shown in Code 2, <code>led\_output</code> and <code>tube\_output</code> are the led enable signal and tube enable signal.

In instructions, we only need to assign \$a0 with the output number we want, set \$v0 to 1 and syscall, then the number in \$a0 will be shown in LED and 7-segment tube.

The advantage of this I/O design: reduced coupling. The input and output of CPU is standardized, and all the jobs that turns the signal into LED signal and 7-segment tube signals are done outside the CPU.

#### (3) Pause

When the decoder finds v0 = 111, it will set signal pause to high and start a counter.

```
1  // in decoder
2  if(counter == 32'h00af_79e0) // 11,500,000
3  begin
4    Pause <= 1'b0;
5    counter <= 32'h0000_0000;
6  end
7  else
8  begin
9    Pause <= 1'b1;</pre>
```

```
10
        counter <= counter + 1'b1;</pre>
11
    end
12
13
    // in instruction fetcher
14
   if (IF_ena)
15 begin
16
        if (Pause) // if paused, stop updating PC
17
        begin
        end
18
19
        else if (Jal || Jmp)
             PC <= {4'b0000, Instruction[25:0], 2'b00};
20
21
        else
22
             PC <= Next_PC;</pre>
23 end
```

Code 3. Pause design

Once the instruction fetcher finds that the pause signal is high, it will stop updating PC, keep PC pointing to the current instruction (i.e. syscall), so in the next stage ID decoder will keep decoding the syscall instruction and counting. The codes are shown in Code 3.

Until 11,500,000 cycles (1 second) have passed, the decoder will set pause to 0 and the instruction fetcher will restart to update PC again.

### Part 5. Introduction to Multi-Cycle Design

To implement a multi-cycle CPU which can skip stages according to different instructions, we divided a instruction into 4 stages: IF, ID, MEM and WB.


Also, we added a finite state automata (FSA) into the CPU top module and the codes are shown in Code 4.

```
1 wire
                       IF_ena, ID_ena, MEM_ena, WB_ena;
 2 | assign IF_ena = (main_counter == 2'b00) ? 1'b1 : 1'b0;
    assign ID_ena = (main_counter == 2'b01) ? 1'b1 : 1'b0;
    assign MEM_ena = (main_counter == 2'b10) ? 1'b1 : 1'b0;
 5
    assign WB_ena = (main_counter == 2'b11) ? 1'b1 : 1'b0;
 7
    always @(posedge clock or posedge rst)
 8
    begin
 9
        if(rst)
10
        begin
11
             main_counter <= 2'b01;</pre>
12
        end
13
        else
14
        begin
15
           case (main_counter)
                 2'b00:
16
17
                     main_counter <= 2'b01;</pre>
18
                 2'b01:
19
                 begin
20
                     if (syscall)
                         // Since all the jobs using syscall are done in ID, we
21
    can skip the stage MEM and WB
22
                         main_counter <= 2'b00;</pre>
```

```
23
                        else if (MemWrite)
24
                             main_counter <= 2'b10;</pre>
25
                        else if (RegWrite)
26
                             main_counter <= 2'b11;</pre>
27
                        else
                             main_counter <= 2'b00;</pre>
28
29
                   end
                   2'b10:
30
31
                   begin
32
                        if (RegWrite)
33
                             main_counter <= 2'b11;</pre>
34
                        else
35
                             main_counter <= 2'b00;</pre>
36
                   end
37
                   2'b11:
38
                        main_counter <= 2'b00;</pre>
39
              endcase
40
          end
41
     end
```

Code 4. FSA design

The FSA receives the control signals such as reg\_write, mem\_write, syscall from the controller, and send out enable signals to the sub-modules. Once a positive edge of the clock comes, a module can execute only when it has the enable signal from the controller and the FSA at the same time. The state diagram is shown in Figure 1.



#### Figure 1. State Diagram of FSA

The initial state is ID, because in IF stage the we designed to update PC, but at the initial state PC already points at the first instruction so we should not update it.

Using this design, we implemented a multi-cycle CPU that can skip stages according to different instructions.

### Part 6. Problems & Solutions

**Problem 1:** In our design, reading from registers is a sequential process, and this is because we didn't realize that this can be done without clock signal. As a result, to avoid data disorder we must use more than 1 cycle to finish a instruction.

**Solution 1:** We designed a multi-cycle CPU and divided a instruction into 4 stages. Though in our perspective this is design is as good as single-cycle, we paid a lot of time to modify the CPU into a multi-cycle one, such as adding FSA, adding new control signals. From this experience we have learnt that it's important to have a compact analysis before coding.

**Problem 2:** Sometimes the simulation result is not the same as what FPGA shows in the real case.

**Solution 2:** We did troubleshooting by testing each sub-module separately on FPGA and finally find the module having problem. We will usually reduce the coupling among modules to solve problems and this usually works. This taught us that is important to reduce the coupling among modules: this can not only make it easier to find the problem but can also lower the distortion rate.