

## 1 A first program

```

1 .section .text
2 .globl main
3 main:
4     li t1, 1           # t1 = 1
5     la t2, data        # t2 = @ labeled by data
6     ld t3, 0(t2)       # t3 = *data
7 loop:
8     addi t1, t1, 2      # t1 = t1 + 2
9     addi t3, t3, -1     # t3 = t3 - 1
10    blt zero, t3, loop  # 0 < t3 => @ labeled by loop
11    add a0, zero, t1    # return t1
12    ret
13
14 .section .rodata
15 data:
16     .dword 6           # double word = 64 bits
17     .string "Hello RISCv"
    
```

**Assembling + linking (via gcc):** in a terminal:

```
riscv64-unknown-elf-gcc prog.s -o prog.riscv
```

**Execution (simulation)** If the previous command succeeds :

```
spike pk prog.riscv
```

## 2 Registers

32 general-purpose registers 32 or 64 bits: (x0, ...x31), but, x0 is wired to 0, and registers have symbolic names that we **should use when programming** :

Register	ABI name	Description
x0	zero	Hard-wired zero
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5	t0	Temporary/alternate link register
x6-7	t1-2	Temporaries
x8	s0/fp	Saved register/frame pointer
x9	s1	Saved register
x10-11	a0-a1	Function args/return values
x12-17	a0-a7	Function args
x18-27	s2-s11	Saved registers
x28-31	t3-6	Temporaries

## 3 Instructions and pseudo instructions

For programming, we do not really care about pseudo or non pseudo instructions

**Arithmetic instructions** (in registers):

Instruction	Meaning
nop	No operation
add rd, rs1, rs2	Register add: rd = rs1 + rs2
sub rd, rs1, rs2	rd = rs1 - rs2
xor rd, rs1, rs2	rd = rs1 ^ rs2
or rd, rs1, rs2	rd = rs1   rs2
and rd, rs1, rs2	rd = rs1 & rs2
sll rd, rs1, rs2	Shift Left Logical (rd = rs1 << rs2)
li rd, immediate	Load immediate
addi rd, rs1, imm	rd = rs1 + imm
mv rd, rs	Copy register
not rd, rs	One's complement
neg rd, rs	Two's complement

**Load/Stores:**

lb rd, rs1, imm	rd = M[rs1+imm][0:7] (Load byte)
lw rd, rs1, imm	rd = M[rs1+imm][0:31] (word)
sb	M[rs1+imm][0:7] = rs2[0:7] (Store byte)
sw	M[rs1+imm][0:31] = rs2[0:31]
la rd, symbol	Load address

**Branching:**

beq rs1,rs2, lbl	if(rs1 == rs2) jump to lbl
bne	Branch if not equal
blt,bge,bgt,ble...	...
beqz rs, offset	Branch if = zero
bltz,bgez,...	...
j lbl	Jump
ret	Return from subroutine
call lbl	Call subroutine

## 4 Stack handling in RISCv (Figure 1)

Register sp is reserved for the stack (used by functions to store local variables, works like a stack data structure). The RISCv ABI specifies that sp should store the address of the last value pushed on the stack.

Pushing a (value from a) register on the stack is thus :

```

1 addi sp, sp, -8           # place for a 64 bit register
2 sd REGISTERNAME, 0(sp)

and pop:

1 ld REGISTERNAME, 0(sp)
2 addi sp, sp, 8
    
```




Figure 1: A modelisation of memory while executing RISCv programs. **Warning!** stack grows through decreasing addresses ! (Physical) Addresses are fake, and should not suggest a 16bit addressing mode.

## 5 Function calls

As a general rule, the **saved registers** s0 to s11 are preserved across function calls, while the others are not.

- For the caller: si registers will keep their values after the call; others not (you might have to save them on the stack).
- For the callee: be careful si registers should keep their value (or be saved and restored before ret).

```

1 prog: # caller code
2     # perhaps give a0 an input value
3     call sub_prog
4     # perhaps get a result in a0
5     ...
6     ret
    
```

```

1 sub_prog: # code of the callee
2     addi sp, sp, -8
3     sd ra, 0(sp) # return address is saved !
4     # Some registers may have to be saved
5     # Function's body
6     ...
7     # Some registers may have to be restored
8     ld ra, 0(sp) # restore return address
9     addi sp, sp, 8
10    ret
    
```