# [537] TLBs

Tyler Harter 9/21/14


### Overview


Review Paging


TLBs (Chapter 18)


TLB measurement demo (if time)


# Review: Paging

















Virtual	Physical
load 0x0000	load 0x0800 (2KB) load 0x6000 (24KB)







Virtual	Physical
load 0x0000	load 0x0800 (2KB) load 0x6000 (24KB)











Virtual	Physical
load 0x0000	load 0x0800 (2KB) load 0x6000 (24KB)





























# Chapter 19: TLBs

#### Outline

What work can we eliminate?

Basic strategy.

Workloads, systems, metrics.

Context switching and security.

### Paging Advantages

#### Flexible Addr Space

- don't need to find contiguous RAM
- doesn't waste whole data pages (valid bit)

#### Easy to manage

- fixed size pages
- simple free list for unused pages
- no need to coalesce

# Paging Problems

Too big

Too slow

### Paging Problems

Too big

Too slow [today's focus]

H/W: for each mem reference:

- 1. extract VPN (virt page num) from VA (virt addr)
- 2. calculate addr of PTE (page table entry)
- 3. fetch PTE
- 4. extract PFN (page frame num)
- 5. build **PA** (phys addr)
- 6. fetch **PA** to register

H/W: for each mem reference:

- 1. extract VPN (virt page num) from VA (virt addr)
- 2. calculate addr of PTE (page table entry)
- 3. fetch PTE
- 4. extract PFN (page frame num)
- 5. build **PA** (phys addr)
- 6. fetch **PA** to register

Which steps are expensive?

H/W: for each mem reference:

```
(cheap) 1. extract VPN (virt page num) from VA (virt addr)
(cheap) 2. calculate addr of PTE (page table entry)
(expensive) 3. fetch PTE
(cheap) 4. extract PFN (page frame num)
(cheap) 5. build PA (phys addr)
(expensive) 6. fetch PA to register
```

Which steps are expensive?

H/W: for each mem reference:

```
(cheap) 1. extract VPN (virt page num) from VA (virt addr)
(cheap) 2. calculate addr of PTE (page table entry)
(expensive) 3. fetch PTE
(cheap) 4. extract PFN (page frame num)
(cheap) 5. build PA (phys addr)
(expensive) 6. fetch PA to register
```

Which expensive step can we avoid?

```
int sum = 0;
for (i=0; i<N; i++) {
  sum += a[i];
}</pre>
```

Virt

load 0x3000

load 0x3004

load 0x3008

load 0x300C

. . .

Virt	Phys
load 0x3000	load 0x100C
	load 0x7000
load 0x3004	load 0x100C
	load 0x7004
load 0x3008	load 0x100C
	load 0x7008
load 0x300C	load 0x100C
	load 0x700C

Virt	Phys
load 0x3 <u>000</u>	load 0x100C
	load 0x7 <u>000</u>
load 0x3 <u>004</u>	load 0x100C
	load 0x7 <u>004</u>
load 0x3 <u>008</u>	load 0x100C
	load 0x7 <u>008</u>
load 0x300C	load 0x100C
	load 0x700C

Virt	Phys
load 0x <u>3</u> 000	load 0x100C
	load 0x7000
load 0x <u>3</u> 004	load 0x100C
	load 0x7004
load 0x <u>3</u> 008	load 0x100C
	load 0x7008
load 0x300C	load 0x100C
	load 0x700C

# Array Iterator

Virt	Phys
load 0x3000	load 0x100C
	load 0x7000
load 0x3004	load 0x100C
	load 0x7004
load 0x3008	load 0x100C
	load 0x7008
load 0x300C	load 0x100C
	load 0x700C


#### Outline


What work can we eliminate?


Basic strategy.


Workloads, systems, metrics.


Context switching and security.














Name? ATC: Address Translation Cache? [OSTEP]




Name? ATC: Address Translation Cache? [OSTEP]




Name? ATC: Address Translation Cache? [OSTEP]



Name? ATC: Address Translation Cache? [OSTEP]



Name? ATC: Address Translation Cache? [OSTEP]



### Cache Types (more in CS 552)

Direct-Mapped: only one place to put entries

Four-Way Set Associative: 4 options

Fully-Associative: entries can go anywhere

#### Cache Types (more in CS 552)

Direct-Mapped: only one place to put entries

Four-Way Set Associative: 4 options

Fully-Associative: entries can go anywhere

- most common for TLBs
- must store whole key/value in cache
- search all in parallel

#### Array Iterator (w/TLB)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

### Array Iterator

Virt

load 0x1000

load 0x1004

load 0x1008

load 0x100C

. . .

Virt

**Phys** 


load 0x1000


load 0x1004


load 0x1008


load 0x100C


. .











28 KB


Phys


load 0x0004 load 0x5000


load 0x1004


load 0x1008


load 0x100C























### How many TLB lookups?

(assume 1KB pages)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

#### How many TLB lookups?

(assume 1KB pages)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

2048/sizeof(int) = 512

#### How many TLB "misses"?

(assume 1KB pages)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

#### How many TLB "misses"?

(assume 1KB pages)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

if a%4096 is 0, then 2 else 3

#### Miss rate?

(assume 1KB pages)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

2/512 = 0.4% or 3/512 = 0.6%

#### Hit rate?

(assume 1KB pages)

```
int sum = 0;
for (i=0; i<2048; i++) {
  sum += a[i];
}</pre>
```

510/512 = 99.6% or 509/512 = 99.4%

#### Outline

What work can we eliminate?

Basic strategy.

Workloads, systems, metrics.


Context switching and security.

### Reasoning about TLB

Workload: series of loads/stores to accesses

**TLB**: chooses entries to store in CPU

Metric: performance (i.e., hit rate)



$$f(W, T) = M$$

### Reasoning about TLB

Workload: series of loads/stores to accesses



**TLB**: chooses entries to store in CPU

Metric: performance (i.e., hit rate)

TLB "algebra", given 2 variables, find the 3rd:

$$f(W, T) = M$$

#### TLB Workloads

Sequential array accesses can almost always hit in the TLB, and so are very fast!

What pattern would be slow?

#### TLB Workloads

Sequential array accesses can almost always hit in the TLB, and so are very fast!

What pattern would be slow?

- highly random, with no repeat accesses


#### Workload Characteristics


#### Workload A


```
int sum = 0;
for (i=0; i<2048; i++) {
   sum += a[i];
}</pre>
```

#### Workload B

```
int sum = 0;
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}
srand(1234);
for (i=0; i<1000; i++) {
    sum += a[rand() % N];
}</pre>
```







#### Workload Locality

Spatial Locality: future access will be to nearby addresses

Temporal Locality: future access will be repeats to the same data

### Workload Locality

Spatial Locality: future access will be to nearby addresses

Temporal Locality: future access will be repeats to the same data


What TLB characteristics are best for each type?

### A couple policies


LRU: evict least-recently used a TLB slot is needed

Random: randomly choose entries to evict


When is each better?




Valid	Virt	Phys
0		
0		
0		
0		




Valid	Virt	Phys
0		
0		
0		
0		




Valid	Virt	Phys
1	0	?
0		
0		
0		




Valid	Virt	Phys
1	0	?
0		
0		
0		




Valid	Virt	Phys
1	0	?
1	1	?
0		
0		




Valid	Virt	Phys
1	0	?
1	1	?
0		
0		




Valid	Virt	Phys
1	0	?
1	1	?
1	2	?
0		



Valid	Virt	Phys
1	0	?
1	1	?
1	2	?
0		



Valid	Virt	Phys
1	0	?
1	1	?
1	2	?
0	3	?




Valid	Virt	Phys
1	0	?
1	1	?
1	2	?
0	3	?




Valid	Virt	Phys
1	4	?
1	1	?
1	2	?
0	3	?




Valid	Virt	Phys
1	4	?
1	1	?
1	2	?
0	3	?




Valid	Virt	Phys
1	4	?
1	0	?
1	2	?
0	3	?




Valid	Virt	Phys
1	4	?
1	0	?
1	2	?
0	3	?



Valid	Virt	Phys
1	4	?
1	0	?
1	1	?
0	3	?



Valid	Virt	Phys
1	4	?
1	0	?
1	1	?
0	3	?



Valid	Virt	Phys
1	4	?
1	0	?
1	1	?
0	2	?

### A couple policies

LRU: evict least-recently used a TLB slot is needed

Random: randomly choose entries to evict

When is each better?

Sometimes random is better than a "smart" policy!

#### Outline

What work can we eliminate?

Basic strategy.

Workloads, systems, metrics.

Context switching and security.

#### Context Switches

What happens if a process uses the cached TLB entries from another process?

#### Context Switches

What happens if a process uses the cached TLB entries from another process?

Solutions?

#### Context Switches

What happens if a process uses the cached TLB entries from another process?


#### Solutions?


- flush TLB on each switch
- remember which entries are for each process


## Address Space Identifier


Tag each TLB entry with an 8-bit ASID


- how many ASIDs to we get?
- why not use PIDs?
- what if there are more PIDs than ASIDs?

















## Address Space Identifier

Context switches are expensive.

Even with ASID, other processes "pollute" the TLB.

# Who changes the TLB?

H/W or OS?

#### Who changes the TLB?

#### H/W or OS?

H/W: CPU must know where pagetables are

- CR3 on x86
- pagetable structure not flexible
- "walk" the pagetable

**OS**: CPU traps into OS upon TLB miss

- how to avoid double traps?
- more modern

### Security

Modifying TLB entries is privileged

- otherwise what could you do?

Need same protection bits in TLB as pagetable

- rwx

# Measurement Demo

(if enough time)