第六章 时序逻辑电路


主要要求:

- 熟练掌握时序逻辑电路的描述方法;
- 掌握时序逻辑电路的分析、设计;


■ 掌握寄存器计数器等典型时序逻辑部件的功能和应用。

6.2 时序逻辑电路的分析

已知电路 _______发现逻辑功能



例:分析图示电路的逻辑功能。



1.写方程

1) 驱动方程:


$$\begin{cases} J_1 = & K_1 = \ J_2 = & K_2 = \ J_3 = & K_3 = \end{cases}$$

3) 输出方程:

$$Y =$$

2) 代入JK触发器的特性方程($Q^* = JQ' + KQ$), 得状态方程:

$$\begin{cases} Q_1^* = \\ Q_2^* = \\ Q_3^* = \end{cases}$$



Q_3	Q_2	Q_1	clk	Q ₃ *	Q ₂ *	Q ₁ *	Y
0	0	0	<u></u>	0	0	1	0
0	0	1	1	0	1	0	0
0	1	0	7	0	1	1	0
0	1	1	Ţ	1	0	0	0
1	0	0	7	1	0	1	0
1	0	1	Ţ	1	1	0	0
1	1	0	7	0	0	0	1
1	1	1	_	0	0	0	1

现在状态下的Y

CLK	Q_3	Q_2	Q_1	Y
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	0	0	0	0
0	1	1	1	1
1	0	0	0	0

 $Q_3Q_2Q_{/Y}$

4.分析电路功能


计数长度为7的计数器 七进制<mark>计数器</mark>

Y是指示信号, 每计7个数,就输出一个1

5.检查自启动


7个有效状态,1个无效状态"111";经过一个时钟后能自动进入有效循环,所以能自启动

6.画时序图



练习

试分析下图时序电路的逻辑功能。



1. 写方程

1)驱动方程:
$$\begin{cases} D_1 = \\ D_2 = L \end{cases}$$

$$oldsymbol{2}$$
)状态方程: $egin{cases} oldsymbol{Q}_1^* = \ oldsymbol{Q}_2^* = \end{cases}$

3)输出方程: Y=

3. 画状态图

(00)	(01)


		\	
/ /	11	1	
(
1			



	A	/Y	
1		_	\
	Q_{2}	Q_{i})
•			

现态			次态		现态
A	\mathbf{Q}_2	Q ₁	Q ₂ *	Q ₁ *	Υ
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

练习: 试分析时序逻辑电路的逻辑功能。



1.列方程

(1)驱动方程
$$\begin{cases} D_1 = Q_1' \\ D_2 = A \oplus Q_1 \oplus Q_2 \end{cases}$$

(2)状态方程
$$\begin{cases} Q_1^* = Q_1' \\ Q_2^* = A \oplus Q_1 \oplus Q_2 \end{cases}$$

(3)输出方程
$$Y = [(A'Q_1Q_2)' \cdot (AQ_1'Q_2')']' = A'Q_1Q_2 + AQ_1'Q_2'$$

$Q_2 * \overline{Q_1 * Y Q_2 Q_1}$	00	01	10	11
0	01/0	10/0	11/0	00/1
1	11/1	00/0	01/0	10/0

(2)状态方程

$$\begin{cases}
Q_1 * = Q_1' \\
Q_2 * = A \oplus Q_1 \oplus Q_2
\end{cases}$$


(3)输出方程


$$Y = A'Q_1Q_2 + AQ_1'Q_2'$$

3.状态转换图


逻辑功能:


可控4进制计数器





cl	$Q_3Q_2Q_1$	R	Y	G
k				
0	000	1	0	0
1	001	0	1	0
2	010	0	0	1
3	011	0	0	0
4	100	0	0	1
5	101	0	1	0
6	110	1	0	0
7	1111 _{*/-}	□ X	\mathbf{X}_{T}	X.
リル	Ⅱ・レ 奴	AA '	中中	フィイ







cl	$Q_3Q_2Q_1$	R	Y	G
k				
0	000	1	0	0
1	001	0	1	0
2	010	0	0	1
3	011	0	0	0
4	100	0	0	1
5	101	0	1	0
6	110	1	0	0
7	1111 _{*/-}	□ X	×χτ	, X,

$$R(Q_3Q_2Q_1) = m0 + m6$$


$$Y(Q_3Q_2Q_1) = m1 + m5$$

$$G(Q_3Q_2Q_1) = m2 + m4$$







cl	$Q_3Q_2Q_1$	R	Y	G
k				
0	000	1	0	0
1	001	0	1	0
2	010	0	0	1
3	011	0	0	0
4	100	0	0	1
5	101	0	1	0
6	110	1	0	0
7	111 _{1*}	, X	X	X
厅法	<mark>·III:计</mark> 要	語		UX




cl	$Q_3Q_2Q_1$	R	Y	G
k				
0	000	1	0	0
1	001	0	1	0
2	010	0	0	1
3	011	0	0	0
4	100	0	0	1
5	101	0	1	0
6	110	1	0	0
7_	111 _{1_*}	¥,	X	X ,
丁仏	111.1/ 亥	X FIF		UA






cl	$Q_3Q_2Q_1$	R	Y	G
k				
0	000	1	0	0
1	001	0	1	0
2	010	0	0	1
3	011	0	0	0
4	100	0	0	1
5	101	0	1	0
6	110	1	0	0
7		_ X	X	, X
万法	 	括	HMU	X



6.2.2 异步时序逻辑电路的分析方法

各触发器的时钟不同时发生。



1.列方程

$$\begin{cases} J_0 = K_0 = 1 \\ J_1 = Q_3', & K_1 = 1 \\ J_2 = K_2 = 1 \\ J_3 = Q_1 Q_2, & K_3 = 1 \end{cases}$$

(1) 驱动方程
$$\begin{cases} J_0 = K_0 = 1 \\ J_1 = Q_3', \quad K_1 = 1 \\ J_2 = K_2 = 1 \\ J_3 = Q_1 Q_2, \quad K_3 = 1 \end{cases}$$

(2)状态方程
$$\begin{cases} Q_0^* = Q_0' \cdot clk_0 \\ Q_1^* = Q_3' Q_1' \cdot clk_1 \\ Q_2^* = Q_2' \cdot clk_2 \\ Q_3^* = Q_1 Q_2 Q_3' \cdot clk_3 \end{cases}$$

(3)输出方程 $C = Q_0 Q_3$

$$Q_0^* = Q_0' \cdot clk_0 \downarrow$$

$$\mathbf{Q}_0^* = \mathbf{0}$$

$$Q_1$$
*= Q_3 ' Q_1 '·clk1 C lk1= Q_0

$$Q_2^* = Q_2' \cdot clk2 \cup Clk2 = Q_1$$

$$\mathbf{Q_3^*=Q_2 Q_1 Q_3' \cdot clk} \mathfrak{P}_{1} \mathbf{Q_3} \mathbf{Q_1} \mathbf{Q_3' \cdot clk} \mathbf{Q_0}$$

Q_3	Q_2	Q_1	Q_0	clk	clk	clk	Q ₃ *	Q ₂ *	Q ₁ *	Q_0^*	С
				3	2	1			0	1	
0	0	0	0			1			1	0	0
0	0	0	1						1	1	0
0	0	1	0			1			0	0	0
0	0	1	1						0	1	0
0	1	0	0						1	0	0
0	1	0	1						1	1	0
0	1	1	0			1			0	0	0
0	1	1	1						0	1	0
1	0	0	0			↓			0	0	0
1	0	0	1						1	1	1
1	0	1	0						0	0	0
1	0	1	1						0	1	1
1	1	0	0						0	0	0
1	1	0	1			_			1	1	1
1	1	1	0						0	0	0
_		-	_								

$$Q_0
ightarrow clk_1$$
 $Q_1
ightarrow clk_2$
 $Q_0
ightarrow clk_3$
 $Q_0^* = Q_0' \ clk_0$

$$Q_{1}^{*} = Q_{3}'Q_{1}' clk_{1}$$

$$Q_{2}^{*} = Q_{2}' clk_{2}$$

$$Q_{3}^{*} = Q_{2}Q_{1}Q_{3}' clk_{3}$$

$$Q_0^* = Q_0' \cdot clk_0 \downarrow$$

$$Q_1$$
*= Q_3 ' Q_1 ' ·clk1 Clk1= Q_0

$$\mathbf{Q}_{2}^{*} = \mathbf{Q}_{2}^{'} \cdot \mathbf{clk2} \downarrow \mathbf{Clk2} = \mathbf{Q}_{1}$$

				Q_0		Q_0	O ₂ *:	= Q ₂	Q ₄	Q ₂ ' • (:lk3	lk3=Q ₀
\bigcap_{a}	Ω.	\bigcap_{i}	Q_0	clk	clk	clk			Q ₁ *			
W 3	Q_2	W 1	₩ 0		0	CIK					C	
				3	2	1	0	0	0	1		
0	0	0	0	1			0	0	1	0	0	
0	0	0	1				0	0	1	1	0	
0	0	1	0	Ţ		↓	0	1	0	0	0	Q_0^*
0	0	1	1				0	1	0	1	0	Q_1^*
0	1	0	0	1			0	1	1	0	0	I
0	1	0	1				0	1	1	1	0	Q_2^*
0	1	1	0	Ţ	1	1	1	0	0	0	0	Q_3^*
0	1	1	1				1	0	0	1	0	1)
1	0	0	0	Ţ		↓	0	0	0	0	0	
1	0	0	1				1	0	1	1	1	2)
1	0	1	0	Ţ		↓	0	1	0	0	0	C
1	0	1	1			_	1	1	0	1	1	3)
1	1	0	0	↓			0	1	0	0	0	C
1	1	0	1				1	1	1	1	1	
1	1	1	0				0	0	0	0	0	

 $Q_0 \rightarrow clk_1$ $Q_1 \rightarrow clk_2$ $Q_0 \rightarrow clk_3$ $Q_0^* = Q_0' \ clk_0$ $Q_1^* = Q_3' Q_1' \ clk_1$

 $Q_2^* = Q_2' \ clk_2$

1)首先列出 Q_0


 $Q_3^* = Q_2 Q_1 Q_3' \ clk_3$

2)Q₀从1→0时, clk₁和clk₃为↓

3)Q1从1→0时, clk₂为し

3. 画状态图

Q_3	Q_2	Q_1	Q_0	Q ₃ *	Q_2^*	Q ₁ *	Q_0^*	С
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	1	0
0	0	1	1	0	1	0	0	0
0	1	0	0	0	1	0	1	0
0	1	0	1	0	1	1	0	0
0	1	1	0	0	1	1	1	0
0	1	1	1	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	1	0	0	0	0	1
1	0	1	0	1	0	1	1	0
1	0	1	1	0	1	0	0	1
1	1	0	0	1	1	0	1	0
~	1	0	1	0	1	0	0	1
~	1	1	0	1	1	1	1	0
~	1	1	1	0	0	0	0	1



6.3 若干常用时序逻辑电路


6.3.1 寄存器和移位寄存器

一、寄存器:

- ①用于寄存N位二值代码,N位寄存器由N个触发器组成。
- ②要求每个触发器都可置1或置0。

6.3.1 寄存器

4位寄存器





4位寄存器74HC175

CLK 上升沿时, D0~D3被存入 有异步置0功能

6.3.2 移位寄存器

















二、移位寄存器

所谓"移位",就是将寄存器所存各位数据,在每个移位脉冲的作用下,向左或向右移动一位。根据移位方向,常把它分成左移寄存器、右移寄存器和双向移位寄存器三种。






用D触发器构成的移位寄存器



移位寄存器中代码的移动状况


CLK 的顺序	输人 D ₁	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0	0
1	1	1	0	0	0
2	0	0	1	0	0
3	1	1	0	1	0
4	1	1	1	0	1


移位寄存器中数码移位情况




波形图


例. 用JK触发器构成的移位寄存器






例:分析下面逻辑电路的功能





2)状态转换表


S1	S0	Q_0^*	Q_1^*	\mathbf{Q}_{2}^{*}	$\mathbf{\ddot{Q}}_{3}$	
0		Q_0				
0	T _		1	Q_1		右移
1	0	Q_1	Q_2	Q_3	D	左移
1	1	D_0	D_1	D_2	D_3	置数




4比特可控双向移位寄存器 集成移位寄存器74LS194A

器件实例 集成移位寄存器74LS194A

74194A是4位通用移存器,具有左移、右移、并行置数、保持、 清除等多种功能。 并行输入



集成移位寄存器74LS194A



CLK 移位脉冲输入端,上升沿触发

D₀~D₃ 并行数码输入端

Q₀~Q₃ 并行数码输出端

D_{IR}~D_{IL} 右移、左移串行数码输入端

R_D 异步清0端,低电平有效


 S_1 、 S_0 工作方式控制端

工作状态表

R _D	S_1	S_0	工作状态
0	X	X	置零
1	0	0	保持
1	0	1	右移
1	1	0	左移
1	1	1	并行输入

扩展应用(四位扩展到八位)

例:用两片74LS194A接成8位双向移位寄存器



讨论: 用移位寄存器74194和逻辑门组成的电路如图所示,设74194的初始状态 $Q_3Q_2Q_1Q_0=0001$,试画出各输出端 Q_3 、 Q_2 、 Q_1 、 Q_0 和L的波形。

