

Digital Logic Design

- Lecture 6
- Design Guideline -

2025 Spring




Agenda -

- 1. From Code to Chip
- 2. Architectural Planning
- 3. Module Planning
- 4. Finite State Machine
- 5. Coding Guideline

What is RTL?


- Register-transfer level (RTL) is a design abstraction which models a synchronous digital circuit in terms of the flow of digital signals between registers (flip-flops).
- Ex: The product of two complex numbers
 - $(A+Bi) * (C+Di) = X_r + X_i i$




https://www.sciencedirect.com/topics/computer-science/register-transfer-level

RTL Design Life Cycle •

- Top-down planning (by paper-pencil) (80%)
 - Top-module macro architecture
 - sub-module block diagram
 - IO and sub-module interconnection
 - Handshake protocol
 - Sub-modules micro architecture
 - State machine
 - Register
 - Logic
- Bottom-up implementation (write code) (20%)
 - Sub-module (with simple testbench)
 - Top-module (with complex testbench) design:testbench=1:3
- Planning and verification take up a large part of the design cycle.



From Code to Chip ...



page 6


Agenda -

- 1. From Code to Chip
- 2. Architectural Planning
- 3. Module Planning
- 4. Finite State Machine
- 5. Coding Guideline

Design Specification •

Requirements

- Purpose
 - Algorithm
 - Performance
- Hardware specification
 - System platform
 - IO protocol connect to the system
 - Technology
 - Timing constraint, clock rate
 - Performance vs Area
 - Latency (time)
 - Throughput (data size/time)



page 8

Architectural Planning (1/3)


- Profiling specification to architecture
 - Algorithm (by paper-pencil)
 - What kinds of operations and storages are needed
 - Operation → logics
 - Storage → registers, SRAM
 - Is operation too complicated?
 - Pipe-line
 - » break-down timing path
 - Mathematical transformation
 - » ex: division to many subtractions



page 9 PUFacademy

Architectural Planning (2/3) -

- Profiling specification to architecture
 - Design partition (by paper-pencil)
 - Decide the number of operation and storage.
 - Shared operation → low area
 - Multiple sets → high performance
 - Planning sub-modules
 - Control blocks
 - Operation blocks
 - Storage blocks
 - Interconnections



https://www.cast-inc.com/security/encryption-primitives/sha-256

Now you should have a block diagram of the design !!

Architectural Planning (3/3) -

- Profiling specification to architecture
 - Constraint (by experience or EDA tool)
 - Critical path vs clock rate in this technology
 - Write a circuit to test synthesis
 - Performance vs Area (by paper-pencil)
 - Calculate the latency
 - Calculate the throughput



If it does not meet the requirements, the plan must be revised !!

page 11 PUFacademy


Agenda -

- 1. From Code to Chip
- 2. Architectural Planning
- 3. Module Planning
- 4. Finite State Machine
- 5. Coding Guideline

Module Planning .

■ **Type of sub-modules** – according to the purpose


- Control module
 - State machine for the top module
 - Control all other sub-modules
- Data operation module
 - Complex logics (w/ or w/o data register)
 - For reuse or multiple instance
- Pure Storage
 - Register, FIFO or SRAM
 - Without other logic operation
- Sub-system
 - It has own state machine and operations
 - Reducing the complexity of the main state machine



page 13

Design Partition •


- Keep connections between sub-modules as simple as possible.
 - don't write complex circuit outside the sub-modules
 - If there are too many circuits in the top-level module, you should try to categorize them into sub-modules.



page 14 PUFacademy

Input And Output Design ...


- Interconnection planning the IO of sub-module
 - Control signal
 - Level
 - Suitable for indicating status
 - Holds the value until the status is gone.
 - Pulse
 - Suitable for immediate event
 - Only exists for one clock cycle
 - Data signal
 - Bus width
 - Choose the suitable width for each purpose




 protocol can be 1-way (without response) or 2-way

Valid-Ready Handshake ...

- When the Sender has data to transmit, it pulls the valid signal high (a) and keeps it stable (b) until the Receiver pulls the ready signal high (c)
- When the Receiver pulls the rea dy signal low (d), the Sender kee ps data stable again (e)






- For the Sender, it cannot decide whether to raise the valid level based on the ready level
- For the Receiver, it cannot decide whether to raise the ready level based on the valid level


page 16 PUFacademy

4-Phase Handshake



- Phase 1: Cycle 0
 - The Sender and Receiver are both 0
- Phase 2: Cycle 1~3
 - The Sender pulls up req (a) while keeping the data, waiting for the Receiver's ack to be high
- Phase 3: Cycle 4~5
 - The Receiver pulls up ack (b) indicating that the Receiver has received the data
- Phase 4: Cycle 6~7
 - The Sender sees the ack and pulls down the req (c)
 - The Receiver sees the req is pulled low, so it also pulls down ack (d)

2-Phase Handshake




- Phase 1: Cycle 0
 - The Sender and Receiver are both 0
- Phase 2: Cycle 1~3
 - The Sender pulls up req (e) while keeping the data, waiting for the Receiver's ack to be high
 - The Receiver pulls up ack (f) indicating that the Receiver has received the data
 - The Sender and Receiver are both 1, as phase 1

page 18 PUFacademy

APB Protocol .

- ARM AMBA APB(Advanced Peripheral Bus) protocol specification
- Read transfer with wait status


Write transfer with wait status




page 19 PUFacademy

SRAM Protocol .

- IBM Static RAM operation
- Read from SRAM



Write from SRAM




Agenda -

- 1. From Code to Chip
- 2. Architectural Planning
- 3. Module Planning
- 4. Finite State Machine
- 5. Coding Guideline

What Is A Finite State Machine?

- Finite state machine is a model of computation
 - It is not a physical circuit; it is a system composed of sequential circuits
 - It can be in exactly one of a finite number of states at any given time
 - The FSM can change from one state to another in response to some inputs
- Example: coin-operated turnstile
 - Two states: Locked and Unlocked





page 22 PUFacademy

Why We Use Finite State Machine?

A state machine includes current state, inputs, next state, and output


Current State	Input	Next State	Output
Locked	coin	unlocked	unlocks the turnstile so that the customer can push through
	push	locked	none
Unlocked	coin	unlocked	none
	push	locked	When the customer has pushed through, locks the turnstile




- Consider more situations?
 - Refund if someone inserts coins while unlocked
 - The alarm sounds if someone pushes the locked turnstile
 - Someone use fake coins
 - Group ticket
 - ...

A Finite State Machine

If you use the FSM everything will be clear!!






If you need a mode to always keep the turnstile open during maintenance, how would you do?

page 24 PUFacademy

A Finite State Machine ...

- FSM can be used to implement, extend, and debug a complex decision-making algorithms
- Use an FSM in your circuit if possible
- An FSM contains an appropriate number of states
- Sometimes we may use Hierarchical (Nested) State Machine or Parallel State Machines



page 25 PUFacademy

Declare States ...

- Three steps of implement an FSM
 - Declare states
 - 2. Decide next states of every possible inputs
 - 3. Decide outputs
- Declare states
 - Short and easy-to-understand
 - Pick an appropriate encode format

```
20 reg [ 3:0] state;

21 reg [ 3:0] state_nx;

22 localparam LOCKED = 4'h0;

23 localparam UNLOCKED = 4'h1;

24 localparam VERIFY = 4'h2;

25 localparam COUNTER = 4'h3;

26 localparam REFUND = 4'h4;


27 localparam ALARM = 4'h5;
```

State	Binary	Gray	Johnson	One-hot
0	0000	0000	00000000	000000000000001
1	0001	0001	0000001	000000000000010
2	0010	0011	00000011	000000000000100
3	0011	0010	00000111	000000000001000
4	0100	0110	00001111	000000000010000
5	0101	0111	00011111	000000000100000
6	0110	0101	00111111	000000001000000
7	0111	0100	01111111	000000010000000
8	1000	1100	11111111	000000100000000
9	1001	1101	11111110	0000001000000000
10	1010	1111	11111100	0000010000000000
***	***	•••	***	
15	1111	1000	10000000	1000000000000000

page 26 PUFacademy

Decide Next States ...

- Decide next states of every possible inputs
 - Using **TWO** always blocks
 - Decide initial states
 - To think through all inputs completely
 - Choose a next state for undeclared states



```
29 always @(posedge clk or negedge rst n)
30 begin
     if (!rst n) state <= LOCKED;</pre>
     else
                 state <= state nx;
33 end
34
   always @(*)
36 begin
37
      state nx = state;
      case (state)
              : if(pay)
39
      LOCKED
                                  state nx = VERIFY;
                 else if(push)
                                  state nx = ALARM;
40
      VERIFY
               : if(pass)
                                  state nx = UNLOCKED;
41
42
                 else if(reject) state nx = LOCKED;
43
      UNLOCKED : if(push)
                                  state nx = COUNTER;
                 else if(pay)
                                  state nx = REFUND;
      COUNTER : if(all pass)
                                  state nx = LOCKED;
46
                 else
                                  state nx = UNLOCKED;
      REFUND
               : if(timeout)
                                  state nx = UNLOCKED;
      ALARM
               : if(timeout)
                                  state nx = LOCKED;
49
      default :
                                  state nx = LOCKED;
50
      endcase
51 end
```

page 27 PUFacademy


Decide Outputs .

Two types of output logic: Moore Machine and Mealy Machine

Moore Machine


- The output depends on the current state only
- May have more states than Mealy machine
- React one cycle later than Mealy machine

```
52 assign gate_close = (state == LOCKED) | (state == VERIFY) | (state == ALARM);
53 assign gate_open = (state == UNLOCKED)| (state == COUNTER)| (state == REFUND);
54 assign go alarm = (state == ALARM);
```



Mealy Machine

- The output follows the inputs and the current state
- May have less states than Moore machine
- React one cycle earlier than Moore machine




page 28 PUFacademy

Moore Machine



- Design a state machine for reading a binary input sequence
 - If it has a substring "101", it outputs A
 - If the input has substring "110", it outputs B
 - Otherwise, it outputs C.


- Implement it by Moore machine
 - Define states and main arcs




page 29 PUFacademy

Moore Machine

- Implement it by Moore machine
 - Fill in other arcs and make sure every state has both "0" and "1" arcs
- Implement it by Moore machine
 - Check if there is no redundant state







page 30 PUFacademy

Mealy Machine •

- Implement it by Mealy machine
 - Define states and main arcs



- Implement it by Mealy machine
 - Fill in other arcs and make sure every state has both "0" and "1" arcs





page 31 PUFacademy

Mealy Machine •

- Implement it by Mealy machine
 - Check if there is no redundant state

Implement it by Mealy machine







page 32 PUFacademy


Waveform ...


Moore Machine





Mealy Machine





page 33 PUFacademy

Quick Tips ...

```
20 reg [ 3:0] state:
21 reg [ 3:0] state nx;
22 localparam LOCKED
23 localparam UNLOCKED = 4'h1:
24 localparam VERIFY
25 localparam COUNTER
26 localparam REFUND
27 localparam ALARM
                       = 4'h5;
29 always @(posedge clk or negedge rst n)
30 begin
31 if (!rst n) state <= LOCKED;</pre>
32 else
                state <= state_nx;
33 end
34
35 always @(*)
36 begin
     state_nx = state;
     case (state)
39
     LOCKED : if(pay)
                                state nx = VERIFY;
                else if(push)
                                state_nx = ALARM;
41
     VERIFY : if(pass)
                                 state nx = UNLOCKED;
42
                else if(reject) state nx = LOCKED;
43
     UNLOCKED : if(push)
                                state nx = COUNTER;
44
                else if(pay)
                                state nx = REFUND;
45
     COUNTER : if(all pass)
                                state nx = LOCKED;
46
                                state nx = UNLOCKED:
                else
47
     REFUND : if(timeout)
                                state nx = UNLOCKED;
             : if(timeout)
                                state nx = LOCKED;
     default :
                                state nx = LOCKED;
50
     endcase
51 end
52
53 assign gate close = (state == LOCKED) | (state == VERIFY) | (state == ALARM);
54 assign gate open = (state == UNLOCKED)| (state == COUNTER)| (state == REFUND);
55 assign go alarm
                    = (state == ALARM);
57 assign green light = (state == VERIFY) & (pass) | (state == COUNTER) & (push);
58 assign beep
                     = (state == LOCKED) & (push) | (state == UNLOCKED) & (pay);
```

- Draw block diagrams before you write codes !!!
- Declare states, decide next states of every possible inputs, and decide outputs
- Choose names that are short and easy-to-understand
- Decide an initial state
- To think through all inputs completely
- Decide the next state of undeclared states
- Write outputs from Moore machine or Mealy machine
- Check if there is no redundant state



page 34 PUFacademy

Agenda -

- 1. From Code to Chip
- 2. Architectural Planning
- 3. Module Planning
- 4. Finite State Machine
- 5. Coding Guideline

Turning Loops into Designs (1/2) -

Design Specification

Input	$X, E=(e_{k-1},,e_1,e_0)_2$
Output	$X^E \operatorname{mod} N (N=2^{64})$

Turning specification into loops
 Turning loops into designs

Turning designs into code


```
R_0:=1;

for i=0 upto E-1 do

R_0:=R_0*X \mod N;

end for

return R_0
```



```
7 always @(posedge clk or negedge rst n)
 8 begin
      if (!rst n) begin
         pwr_x <= 64'b0;
11
12
      else if (initial state) begin
13
         pwr_x <= 64'b1;
14
      end
15
      else if (powering state) begin
16
         pwr x \le pwr x[63:0] * in x[63:0];
17
      end
18 end
```

Turning Loops into Designs (2/2) -

Reduce the number of loops

```
R_0 := 1;

for i = k-1 downto 0 do

R_0 := R_0 * R_0 \mod N;


if e_i = 1 then


R_0 := R_0 * X \mod N;

end if

end for

return R_0
```






Shorten the critical path

```
R_0 := 1; \quad R_1 := X;
for i = k-1 downto 0 do

if e_i = 1 then

R_0 := R_0 * R_1 \mod N;
R_1 := R_1 * R_1 \mod N;
else

R_1 := R_0 * R_1 \mod N;
R_0 := R_0 * R_0 \mod N;
end if
end for
return R_0
```





```
always @(posedge clk or negedge rst n)
   if (!rst n)
                              pwr x <= 64'b0:
   else if (initial state) pwr x <= 64'b1;</pre>
   else if (powering state & ei) begin
      pwr x \leftarrow mul x;
   else if (powering state) begin
      pwr x \ll sqr x;
end
always @(posedge clk or negedge rst_n)
begin
   if (!rst n)
                              pwr x1 <= 64'b0;
   else if (initial state) pwr x1 <= in x;</pre>
   else if (powering state & ei) begin
      pwr x \ll sqr x;
   else if (powering_state) begin
      pwr x \ll mul x;
                                               demv
end
```

Control Path And Data Path (1/2) -

Internal signal – planning the sub-module itself

- Control path
 - Main control register
 - State machine
 - Minor control <u>register</u>
 - Counter, flag
 - Fine control logic
 - Condition that trigger the register
- Data path
 - Operation logic
 - Data Register


```
2 //control path
4 reg [3:0] state;//control register
6 assign cond a = (state==ST AAA) && ... ;//control logic
7 assign cond b = (state==ST BBB) && ...;//control logic
  11 //data path
13 assign ff a = ...;//data operation logic
14 assign ff b = ...;//data operation logic
15 . . .
16 always@(posedge clk or negedge rst n)begin//data register
               ff <= 8'b0:
     if(!rst n)
     else if(cond a) ff <= ff a;</pre>
     else if(cond b) ff <= ff b;</pre>
20 end
```

page 38 PUFacademy

Control Path And Data Path (2/2) -

SHA256


García, Rommel & Algredo-Badillo, Ignacio & Morales-Sandoval, Miguel & Feregrino, Claudia & Cumplido, René. (2013). A compact FP GA-based processor for the Secure Hash Algorithm SHA-256. Computers & Electrical Engineering. 40. 10.1016/j.compeleceng.2013.11. 014.



page 39 PUFacademy

Input Delay And Output Delay ...


- Minimize the input and output logic path of top-module
 - Input to register (i2r)



page 40

Clock Domain Crossing .

- Clock Domain Crossing (CDC)
 - The signal goes from the aclk domain to the bclk domain. There is no fixed phase relationship between aclk and bclk



Metastability

 When adat changes near the bclk sampling point, the setup time and hold time are violation, bdat is in an uncertain value for a long time

page 41 PUFacademy


Clock Domain Crossing .

Synchronizer

The common processing method is two-stage flip-flops. The Q end of the 1st FF appears metastable, and the 2nd FF samples at the same frequency, which is

generally a stable level

Module 2 can only have one output "sig2." Do not use any signal as output from module 2




The higher frequency, the more I ikely it appears metastable, you may need to use the 3rd FF

$$MTBF = \frac{e^{(S/\tau)}}{T_w \cdot F_{in} \cdot F_{clock}}$$

Attribute	Explanation
s	allowed settling time for the metastability without causing a synchronization failure
τ	resolution time constant, that varies with technology and design of the flip-flop
Tw	timing window in which the synchronizer is assumed to have become metastable when clock and data switch at the same time
Fin	input data change frequency
Fclock	sampling clock frequency

Clock Domain Crossing .

- Planning a Dedicated Module for CDC
 - Data path: Asynchronous FIFO
 - Control path: Synchronizer
- Keep sub-modules in a single clock domain



page 43 PUFacademy

Coding style .

- Combinational logic
 - Use assign
 - Or 1 reg in 1 always(*) block
 - Avoiding topology errors which leads to simulation/synthesis mismatch

```
1 wire [31:0] cmb a;
 2 reg [31:0] cmb b;
        [31:0] cmb c;
 3 reg
  assign cmb a = (sel == XXX)? \dots
                   (sel==YYY)?
                   (sel==ZZZ)?
10
11 always@*begin
              (sel==XXX) cmb b = ...;
      else if(sel==YYY) cmb b = ...;
      else if(sel==ZZZ) cmb b = ...;
15
                         cmb b = \dots;
      else
16 end
17
18
19 always@*begin
      case(sel)
         XXX:
                   cmb b = \dots;
                   cmb b = \dots;
         ZZZ:
                   cmb b = \dots;
         default: cmb b = ...;
      endcase
26 end
```

page 44 PUFacademy

Coding style .

Flipflop

- 1 reg in 1 always(posedge clk) block
- Separate control logic
- Separate operation logic
 - Make the code look more like a circuit diagram.

```
1 always@(posedge clk or negedge rst_n)begin
2 if(!rst_n) ffx <= 32'b0;
3 else if(...&&...||...) ffx <= ...+...*..;
4 else if(...&&...||...) ffx <= ...+...*..;
5 end
6
7
8 always@(posedge clk or negedge rst_n)begin
10 if(!rst_n) ffy <= 32'b0;
11 else if(cond_a) ffy <= n_ff_a;
12 else if(cond_b) ffy <= n_ff_b;
13 end
```

page 45 PUFacademy

Feedback to us -



https://forms.office.com/r/DYDu8vLaWN

Thank you!



Visit our website: pufacademy.com

Contact us: PUFacademy@pufsecurity.com



	::
You Tube	
	:: ::: :::