



PUFacademy

A PUFsecurity Alliance

Digital Logic Design

- Lecture 7
- FPGA .

2025 Spring



PUFacademy
A PUFsecurity Alliance


Agenda ■

1. Why we need FPGA
2. What is FPGA
3. Introduction to Xilinx FPGA
4. Practice: create an AXI IP and access it on SDK
5. Lab 03 assignment

Agenda ■


1. Why we need FPGA
2. What is FPGA
3. Introduction to Xilinx FPGA
4. Practice: create an AXI IP and access it on SDK
5. Lab 03 assignment

From Code to Chip



Why We Need FPGA? ■

- Originally, for ASIC function prototyping
- The flexibility of FPGA make it proper for many commercial application





Agenda ■

1. Why we need FPGA
2. What is FPGA
3. Introduction to Xilinx FPGA
4. Practice: create an AXI IP and access it on SDK
5. Lab 03 assignment


What is an FPGA? ■

- FPGA: Field Programmable Gate Array
 - Gate Array (composed of configurable logic blocks)
 - Programmable




Configurable Logic Blocks

- Synonyms: Slice (Xilinx, AMD), Logic Element (Altera, Intel)
- Contain look-up tables (LUTs), flip-flops, multiplexers




Xilinx 7-Series Slice Architecture



Altera Cyclone IV logic element


Look-up Table

- Constituted by SRAMs and multiplexers
 - SRAM: hold the output corresponding to input $i_3 \sim i_0$
 - Multiplexer: controlled by $i_3 \sim i_0$ to propagate output
- For different purposes, SRAMs may be replaced by Flash or anti-fuse




Block RAM (1/2) .

- Memory unit in FPGA
- Can be utilized as SRAM, ROM, FIFO capacity
- Instance method: Block RAM generator GUI in EDA tool, or inferred RAM



Block RAM (2/2) .



- Memory unit in FPGA
- Can be utilized as SRAM, ROM, FIFO capacity
- Instance method: Block RAM generator GUI in EDA tool, or inferred RAM(not all EDA tools support)



```
1 module inferred_ram_single_port#(
2   parameter DATA_DEPTH = 1024,
3   parameter DATA_WIDTH = 32,
4   parameter ADDR_WIDTH = clog2(DATA_DEPTH),
5   parameter DAT_FILE   = "BRAM_DATA.dat"
6 );
7   input          clka,
8   input          ena,
9   input          wea,
10  input [ADDR_WIDTH-1:0] addra,
11  input [DATA_WIDTH-1:0] dina,
12  output reg [DATA_WIDTH-1:0] douta
13 );
14  reg [DATA_WIDTH-1:0] RAM [DATA_DEPTH-1:0];
15
16 initial begin
17   $readmemh(DAT_FILE,RAM);
18 end
19
20 always@(posedge clka) begin
21   if(ena) begin
22     if(wea) RAM[addra] <= dina;
23     else    douta    <= RAM[addra];
24   end
25 end
26
27 function integer clog2;
28   input integer value;
29   begin
30     value = value - 1;
31     for(clog2=0; value>0; clog2=clog2+1) begin
32       value = value >> 1;
33     end
34   end
35 endfunction
36 endmodule
```


Digital Signal Processing Unit

- The DSP units are usually used for signal processing or multiply-accumulate
- EDA tool may optimize your design with DSP units as it detects multiply-accumulate behavior
- The DSP optimization can be disable by Tcl command




I/O Block

- The I/O Blocks on FPGA are configurable (via constraints) to fit different I/O requirement
 - Input, output, inout (tristate control)
 - Voltage level
 - Driving ability (Slew-rate)
 - Pull-up/pull-down resistor



input
output
inout [7:0] clk,
wen,
data



Reference


- AMD What is an FPGA: <https://www.youtube.com/watch?v=2maAkrQzCkk>
- AMD Xilinx 7-Series CLB Architecture: <https://www.xilinx.com/video/fpga/7-series-clb-architecture.html>
- AMD Xilinx 7-Series DSP resources: <https://www.xilinx.com/video/fpga/7-series-dsp-resources.html>

Agenda ■

1. Why we need FPGA
2. What is FPGA
3. Introduction to Xilinx FPGA
4. Practice: create an AXI IP and access it on SDK
5. Lab 03 assignment

Urbana FPGA Board .

- For Lab03, the Urbana FPGA and Xilinx electronic design automation (EDA) tool are introduced
 - FPGA board: Urbana board
 - <https://www.realdigital.org/doc/496fed57c6b275735fe24c85de5718c2#setting-up-the-urbana-board>
 - EDA: Vivado, Software Development Kit (SDK)



Urbana board	
FPGA device	Xilinx Spartan-7 XC7S50-C SGA324
LUT element	32600
Registers(Flip-Flop)	65200
Crystal oscillator	100MHz
Debugger	Onboard USB-JTAG & USB-UART

EDA Installation

- EDA: Vivado 2017.4 & SDK 2017.4
 - Please follow “113 Digital Logic Design - Lecture 7.1 - Download & installation of Vivado”



Vivado & SDK



Vivado 2017.4








Xilinx SDK 2017.4


- Build an environment fully based on your RTL design
- Build an environment with CPU(harden/soft core) and your RTL design
- Run application on your environment (an CPU is required)

Design Verification and Demonstration with FPGA .


- “A demonstration is more than worth a thousand words”
- A user-friendly interface for verifying/demonstrating your design is usually essential



What do You Need for Demonstration? .




What do You Need for Demonstration? .



Build up These Blocks for Time-to-Market .

- In this lab, the CPU environment and SDK help us to build a demonstration GUI efficiently
- We just need to pack our design into a AXI compatible IP




Agenda ■

1. Why we need FPGA
2. What is FPGA
3. Introduction to Xilinx FPGA
4. Practice: create an AXI IP and access it on SDK
5. Lab 03 assignment

Practice: Create an AXI IP and Access It on SDK .


- This practice is used to make you familiar with the Urbana FPGA board and the development flow on EDA tool





New IP Location for IP Management .


- Manage IP -> New IP Location -> Next -> Set “Part” as “xc7s50csga324-2” -> select IP location -> Finish





Create an AXI IP (1/3)


- Tools -> Create and Package New IP... -> Next -> **Create a new AXI4 peripheral** -> Next...





Create an AXI IP (2/3)


- Modify your IP name -> Next -> **Modify “Number of Registers (Lab03)”** -> Next





Create an AXI IP (3/3) ■


- Select “Edit IP” -> Finish






Structure of AXI IP Template

- AXI bus reference:
 - <https://developer.arm.com/documentation/ihi0022/latest/>





Add Your Module into the AXI IP Template .





Practice: Modify the AXI IP Template

- Force the output to 0x2025_0516 as a READ request to the “0x4” address of this IP

```

367 // Implement memory mapped register select and read logic generation
368 // Slave register read enable is asserted when valid address is available
369 // and the slave is ready to accept the read address.
370 assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
371 always @(*)
372 begin
    // Address decoding for reading registers
    case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
374        2'h0 : reg_data_out <= slv_reg0;
375        2'h1 : reg_data_out <= slv_reg1;
376        2'h2 : reg_data_out <= slv_reg2;
377        2'h3 : reg_data_out <= slv_reg3;
378        default : reg_data_out <= 0;
379    endcase
380 end
381

```

```


// Implement memory mapped register select and read logic generation
// Slave register read enable is asserted when valid address is available
// and the slave is ready to accept the read address.
assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
always @(*)
begin
    // Address decoding for reading registers
    case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
        2'h0 : reg_data_out <= slv_reg0;
        2'h1 : reg_data_out <= slv_reg1;
        2'h2 : reg_data_out <= slv_reg2;
        2'h3 : reg_data_out <= slv_reg3;
        default : reg_data_out <= 0;
    endcase
end

```




Re-pack the modified AXI IP .


- As you modify the IP, you need to re-pack it for merging its change for projects using it
- Before you run the re-pack process, make sure your RTL code is correct
- In the re-pack process, you need to confirm all steps in Packaging Steps



Open Pre-built CPU System Project


- Let's replace the test_ip_0 with your own IP
- How to see this block diagram?
 - Flow Navigator -> IP INTEGRATOR -> Open Block Design






Import Your Packed IP .


- Tools -> Settings -> IP -> Repository -> "+" -> select the location of your IP(p.25) -> OK






Replace the Old IP with Yours .


- Diagram -> "+" -> search your IP -> click -> move the connection from Old IP to yours
- Don't forget remove Old IP






Assign Address for your IP .


- Address Editor -> right click your IP -> Auto Assign Address







Update the Block Design

- Generate Output Product -> Create HDL Wrapper...







Vivado FPGA Design Flow



Pure RTL Flow




Block design Flow



Check Messages

- “Error” is not allowed for bitstream generation
- “Critical warning” and “Warning” should be checked carefully






Check Timing

- Make sure your timing is safe for operating on FPGA
- Open Implementation Design -> Report Timing Summary -> Timing

The screenshot shows the Xilinx Vivado interface with the "Timing" tab selected. On the left, the "Report Navigator" displays a tree view with "Check Timing (3)" and "Intra-Clock Paths" expanded, showing "clk_in1_0" and "clk_out1_urbana_clk_wiz_1_1". Under "clk_out1_urbana_clk_wiz_1_1", there are entries for "Setup 11.389 ns (10)", "Hold 0.066 ns (10)", and "Pulse Width 8.870 ns (31)". The main pane shows a table titled "Intra-Clock Paths - clk_out1_urbana_clk_wiz_1_1 - Setup". The table has columns: Name, Slack, Levels, High Fanout, From, Total Delay, and Logic Delay. Six paths are listed, all originating from "urbana_i/micr...PGA.Native/C". The "Total Delay" column for these paths is highlighted with a red border.


Name	Slack	Levels	High Fanout	From	Total Delay	Logic Delay
Path 1	11.389	3	322	urbana_i/micr...PGA.Native/C	8.145	0.969
Path 2	11.389	3	322	urbana_i/micr...PGA.Native/C	8.145	0.969
Path 3	11.468	3	322	urbana_i/micr...PGA.Native/C	8.104	0.969
Path 4	11.564	3	322	urbana_i/micr...PGA.Native/C	8.003	0.969
Path 5	11.564	3	322	urbana_i/micr...PGA.Native/C	8.003	0.969
Path 6	11.564	3	322	urbana_i/micr...PGA.Native/C	8.003	0.969


$$F_{MAX} = 1000/\text{Total Delay MHz}$$



Modify Clock Frequency

- The clock from “clk_wiz_1” is 50MHz
- You can modify it by double click on the block






Check Utilization

- “Utilization” in Vivado is similar with “gate count/area” in synthesis tool
- Open Implementation Design -> Report Utilization -> Utilization

Vivado Utilization Report (Screenshot)



The Utilization tab shows resource usage for various components in the design. The table includes columns for Slice LUTs, Slice Registers, F7 Muxes, Slice (8150), and LUT as L.


Name	Slice LUTs (32600)	Slice Registers (65200)	F7 Muxes (16300)	Slice (8150)	LUT as L (3260)
axi_uartlite_0 (urban...	91	84	0	37	
clk_wiz_1 (urban...	0	0	0	0	
mdm_1 (urban...	92	110	0	46	
microblaze_0 (ur...	1182	903	109	412	
microblaze_0_loc...	28	14	0	19	
rst_clk_wiz_1_100...	18	39	0	10	
test_lect8_0 (urb...	1	2	0	1	
inst (urban...	1	2	0	1	



Generate HDF File for SDK


- As “Generate Bitstream” is done, you will find a bit file (urbana_wrapper.bit) under
 - <your_path>/nthu_sys_lcm_only/nthu_sys_lcm_only.runs/impl_1
- Generate HDF file (urbana_wrapper.hdf) by following step:
 - File -> Export -> Export Hardware -> Include bitstream ->OK






Program FPGA via bitstream .


- Follow the p.14-16 in “113 Digital Logic Design - Lecture 7.1 - Urbana FPGA board power on testing”
- The CPU system start to operate as **SW0 switch to “ON”**



Open SDK .


- Give a path of folder as the workspace





New Application Project (1/2)


- Give a project name -> New Hardware platform -> select your HDF file -> Finish -> Next






New Application Project (2/2)


- Select “Hello World” -> Finish






Find the main Function .

- Project Explorer -> helloworld.c







Modify main Function .

```

1 #include <stdio.h>
2 #include "platform.h"
3 #include "xil_printf.h"
4 #include "xil_io.h"
5 #define IP_ADDR 0x44A00000 Your IP base address
6
7
8 int main()
9 {
10     init_platform();
11
12     print("Hello World\n\r");
13     //magic number read
14     uint32_t magic = Xil_In32(IP_ADDR + 0x4);
15     xil_printf("magic number = 0x%.8lx\n\r", magic);
16     //empty reg read write test
17     uint32_t temp = Xil_In32(IP_ADDR + 0x0);
18     xil_printf("Content of empty reg = 0x%.8lx\n\r", temp);
19     Xil_Out32(IP_ADDR, 0x12345678); //write value to the reg
20     temp = Xil_In32(IP_ADDR + 0x0);
21     xil_printf("Content of the reg = 0x%.8lx\n\r", temp);
22
23     cleanup_platform();
24     return 0;
25 }

```






Connect UART to Terminal (1/2)

- Find the COM port number for UART via:


本機 -> 管理 -> 裝置管理員







Connect UART to Terminal (2/2)

- SDK Terminal -> "+" -> set COM? -> Baud Rate **115200**





Run main Function on FPGA .



Screenshot of the SDK Terminal window. The title bar includes Problem..., Tasks, Console, Properties..., and SDK Terminal. The window displays the message "Connected to: Serial (COM6, 115200, 0, 8)". Below this, the console output shows:

```

Hello World
magic number = 0x20250516
Content of empty reg = 0x0
Content of the reg = 0x12345678

```

At the bottom of the window are "Send" and "Clear" buttons.


Agenda ■

1. Why we need FPGA
2. What is FPGA
3. Introduction to Xilinx FPGA
4. Practice: create an AXI IP and access it on SDK
5. Lab 03 assignment

Lab 03 Requirements (For Demonstration)


- Your FPGA demonstration should be able to let user enter message via keyboard, and then pop out corresponding digest via your SHA-256 module **repeatedly**
- The order of input and output is shown in the figure below
- Size of input message change between 0~32 bytes of **character**

input	start_p	
input [63:0]	msg_len	//Unit: bit
input	msg_vld	
input [31:0]	msg_dat	//Total size is N * 8 bits
input [3:0]	msg_be	//Byte enable
input	msg_lst	//The last word of messages
output	msg_rdy	
output	dgst_done	
output [255:0]	dgst	
input	clk	//Periodic clock, 50MHz
input	rst_n	//Asynchronous reset, active low



Lab 02 IO SPEC

Specification for Input/Output Format on Terminal .



```
COM6 - PuTTY
Message:
ThisIsMessage
Digest:
F24782809AB9C2E83486B761366CB8EE
843299AB51EAABECBC803BDD4C75CD96
Message:
```

Message(given by keyboard):

m0	m1	m2	m3	m4	m5	m6	m7	m8	m9	m10	m11	m12
T	h	i	s	I	s	M	e	s	s	a	g	e

Digest(given by your design):

d0	d1	d2	d3	d4	d5	d6	d7	d8	d9	d10	d11	d12	d13	d14	d15
0xF2	0x47	0x82	0x80	0x9A	0xB9	0xC2	0xE8	0x34	0x86	0xB7	0x61	0x36	0x6C	0xB8	0xEE
d0	d1	d2	d3	d4	d5	d6	d7	d8	d9	d10	d11	d12	d13	d14	d15
0x84	0x32	0x99	0xAB	0x51	0xEA	0xAB	0xEC	0xBC	0x80	0x3B	0xDD	0x4C	0x75	0xCD	0x96

Lab 03 Requirements (For Presentation) .

- Block diagram of your IP design in FPGA
- Total number of registers that you used and corresponding purpose in packing your SHA-256 module
- Resource usage summary table (in Vivado -->IMPLEMENTATION-->Report Utilization)
- Flow chart of your C code for fulfilling the Lab 03 requirements
- Problems you encounter/solve
- Others...
- Time for presentation: **6** minutes

113學年度 課程大綱

Date	w	Content	host	作業	Location
2月21日	1	學期內容介紹。晶片安全介紹	MY		資電館202
2月28日	2	AES演算法介紹 (線上課程) SHA演算法介紹 (線上課程)			放假
3月7日	3	Linux 指令介紹; RTL 語言設計 (Introduction, RTL & test bench語法) RTL 語言設計 (Combinational Logic: blocking);	CW		台達館219
3月14日	4	RTL 語言設計 (Sequential Logic: non-blocking)	Danny		台達館219
3月21日	5	RTL 語言設計 (FSM: moore, mealy) (架構)	Danny		台達館219
3月28日	6	RTL 語言設計 (Test Bench: input, DUT, output, compare)	CY	Lab1/compressor	台達館219
4月4日	7	PKC演算法介紹 (線上課程)			放假
4月11日	8	RTL 語言設計 (Digital Flow and Synthesis)	CY	Lab2/SHA2 with padding	台達館219
4月18日	9	期中報告 Lab1	助教群		台達館219
4月25日	10	補教周/助教時間(null)	助教群		台達館219
5月2日	11	硬體安全設計與操作	MY		台達館219
5月9日	12	期中報告 Lab2 (SHA2 with padding)	助教群		台達館219
5月16日	13	FPGA 進行設計開發與驗證。	Balance	Lab3/SHA2 FPGA	台達館219
5月23日	14	助教時間	助教群		台達館219
5月30日	15	Entropy Introduction; 抗攻擊設計 (線上課程)			放假
6月6日	16	期末報告 Lab3 (FPGA)	助教群		台達館219

請善用eeiclass討論區!

- 有Lab 03作業上的問題，請多使用討論區提問，讓其他有相同疑問的同學也能獲得解答！

晶片安全設計Design of Chip Security / 討論區

討論區

發表討論 複製 個人通知設定

課程討論	教材討論	作業留言	小組留言
2	0	0	0

編號	主題	回應	最後發表
202...	關於HW1製程檔路徑	2	03-31, 陳漢璋
202...	關於HW1繳交規範	2	03-31, 陳漢璋

Tips

- I/O function you may need to finish Lab03:

- Interact with your IP registers:

- `uint32_t Xil_In32(uint32_t address)`: return the value in the “address”
- `void Xil_Out32(uint32_t address, uint32_t value)`: write “value into the “address”

- Interact with UART:

- `void xil_printf(const char8 *ctrl1, ...)`: same as printf
- `char8 inbyte(void)`: collect char from terminal

```
char p[16];
int i = 0;
p[i] = inbyte();
while(p[i]!='\r' && i!=15) {
    i++;
    p[i] = inbyte();
}
xil_printf("get word: %s\n\r", p);
```

Example code for using inbyte() to build scanf() function

Tips

- You need to check
 - what byte values you receive from your keyboard (e.g., press “Enter”, and what is the corresponding byte value)?
 - The conversion between ciphertext to hexadecimal on terminal (e.g., your Digest is 0x92, how to show “92” on terminal)
- For you to check your demonstration
 - <https://the-x.cn/en-US/hash/SecureHashAlgorithm.aspx>

SHA Hash Generator Online Tool

MD5 SHA SM3

ThisIsMessage!

Message

To calculate the SM3 hash of a file
Please click here or drag and drop file here

UTF-8 Real Time Sha2-256

Compute


==== SHA2-256 Hash Result ====
Hex: 98CDD9150C611DAFBFA7E69CE227E0522EFD28D541C9D87D8997D26B36E77E70
Base64: mM32FQxhRa+/p+ac4ifgU179KNVBydh9izfSazbnfnA=
Base32: TDG5SFIMMEO27P5H42O0EJ7AKIXP2KGVIE5Q7MJS7JGWNXHPZYA====

Digest

Array:
0x98, 0xCD, 0xD9, 0x15, 0x0C, 0x61, 0x1D, 0xAF, 0xBF, 0xA7, 0xE6, 0x9C, 0xE2, 0x27, 0xE0, 0x52, 0x2E, 0xFD, 0x28, 0xD5, 0x41, 0xC9, 0xD8, 0x7D, 0x89, 0x97, 0xD2, 0x6B, 0x36, 0xE7, 0x7E, 0x70

Tips – Open Your Existed IP for Modification

- Your IP location -> Find your IP in “IP Catalog” -> right click -> Edit in Packager



Tips – Update Your Modified IP in CPU System Project .

- As you re-package your IP, the CPU system project will jump out a message about IP upgraded
- Click Report IP Status -> Upgrade Selected -> OK -> Generate

A screenshot of a Verilog code editor showing a module definition. The code is as follows:

```
1
2 `timescale 1 ns / 1 ps
3 //add for show the IP update1
4 //add for show the IP update2
5 //add for show the IP update3
6 module test_lect8_v1_0_S00_AXI #
7   (

```

The lines from 3 to 5 are highlighted with a red box.

Re-Package IP

Edit IP

A screenshot of the IP Status window in a CPU system project. A message at the top says: '/test_lect8_0' block in this design should be upgraded. There are two buttons: 'Report IP Status' (highlighted with a red box) and 'Upgrade Later'.

The IP Status table shows the following information:


Source File	IP Status	Recommendation	Change Log	IP Name
urbana (12)	<input checked="" type="checkbox"/>			
/test_lect8_0	<input checked="" type="checkbox"/>	IP revision change	Upgrade IP	test_lect8_v1.0
/microblaze_0	<input type="checkbox"/>	Up-to-date	No changes required	More info
/axi_interconnect_0	<input type="checkbox"/>	Up-to-date	No changes required	More info
/clk_wiz_1	<input type="checkbox"/>	Up-to-date	No changes required	More info
/mdm_1	<input type="checkbox"/>	Up-to-date	No changes required	More info

At the bottom right of the table is a red button labeled 'Upgrade Selected'.

CPU system project

Tips – Verify Your Modified IP is Updated .

- You may want to check if your modification has updated in the CPU system project after the step in previous page
- Right click on your IP block -> Edit in PI Packager -> check the RTL code
- Strongly recommend you modify your RTL throughput “IP location” rather than “right click the block in CPU system project”, sometimes they are saved in different path.



Feedback to us

NTHU 晶片安全設計 回饋單



<https://forms.office.com/r/DYDu8vLaWN>

Thank you!



PUFacademy

A PUFsecurity Alliance

Visit our website: pufacademy.com

Contact us: PUFacademy@pufsecurity.com

