



A PUFsecurity Alliance

Digital Logic Design

- Lecture 6
- Synthesis ■


2025 Spring



Agenda ■


1. Synthesis Flow
2. Design Compiler

Basic Design Flow.




Concept of Synthesis ■

- Synthesis = Translation + Logic Optimization + Technology-specific Gate Mapping



Design Space Curve ■


- The shape of the curve demonstrates the tradeoff between area-efficient and speed-efficient circuits




Agenda ■

1. Synthesis Flow
2. Design Compiler

Synopsys Tools for Synthesis



Commands for Design Compiler



Using Design Compiler Shell ■

- Design Compiler Shell is based on tool command language (Tcl)
 - Design compiler shell is similar to UNIX command shells
 - Use dcnxt_shell or dc_shell commands to enter the design compiler shell
`[xxx@wsxx syn]$ dc_shell`
 - Use dcnxt_shell or dc_shell commands with argument -f to run the script file
`[xxx@wsxx syn]$ dc_shell -f syn_design.scr`
 - Enter individual commands interactively at the dcnxt_shell or dc_shell prompt
`dc_shell> report_timing`
 - Use source to run Tcl command script at the dcnxt_shell or dc_shell prompt
`dc_shell> source syn_design.scr`

Getting Help on command line ■

- Use help command
 - Displays the quick help for command
`dc_shell> help *report*`
- Use help argument
 - Gets the information about the arguments of a command
`dc_shell> report_timing -help`
- Use man command
 - Displays the man page on the command line
`dc_shell> man report_timing`

Design Compiler® User Guide

Version X-2005.09, September 2005

Comments?

Send comments on the documentation by going to <http://solvnet.synopsys.com>, then clicking "Enter a Call to the Support Center."

SYNOPSYS®

Specify Libraries ■



Library Requirements ■

- **Search Path**
 - Library search path
- **Target Libraries**
 - The technology library to which Design Compiler maps during optimization.
 - Contain the cells used to generate the netlist
 - Definitions for the operating conditions and wire load models
- **Symbol Libraries**
 - Contains the schematic symbols of the logic cells
- **DesignWare Libraries**
 - Synopsys provided reusable design components
 - Selected for the optimization during synthesis
- **Link Library**
 - Contain target library, DesignWare and your design files.
 - Design Compiler uses the link library to resolve design references

Specify Libraries ■

Library type	Variable	Default	File extension
Target library	<code>target_library</code>	<code>{your_library.db}</code>	<code>.db</code>
Link library	<code>link_library</code>	<code>{* your_library.db}</code>	<code>.db</code>
Symbol library	<code>symbol_library</code>	<code>{your_library.sdb}</code>	<code>.sdb</code>
DesignWare library	<code>synthetic_library</code>	<code>""</code>	<code>.sldb</code>

```
set_app_var search_path "$search_path ./mylib"
```

```
set_app_var target_library "vendor_xxx.db"
```

```
set_app_var symbol_library "vendor_xxx.sdb"
```

```
set_app_var synthetic_library "dw_foundation.sldb"
```

```
set_app_var link_library "*" $target_library $synthetic_library"
```

Read Design Files ■



Read Design Files .

- Use **read_file** command
 - read all formats of files using argument

```
read_file -format verilog my_design.v
read_file -format ddc my_design.ddc
```
- Use **read_xxx** commands (read_verilog, read_vhdl, read_ddc ...)
 - read a specific format of file


```
read_verilog my_design.v
read_ddc my_design.ddc
```
- Use **analyze** and **elaborate** commands
 - use analyze and elaborate to build the parameterized designs

```
analyze -format verilog my_design.v
analyze -format verilog my_subbk1.v
...
elaborate
```


10 14 10 10

Linking Designs ■

- A design must connect to all the library components it references
- Use link command with **link_library** and **search_path** to resolve design references



Define Design Environment ■




Design Environment ■

- Environment in which the design is expected to operate.

Modern designs may operate under multiple conditions. The multimode-multicorner (MMMC) optimization is another scenario.

Figure 6-1 Commands Used to Define the Design Environment



Commands	Description
set_operating_conditions	Set operating conditions for the current design
set_wire_load_model	Set wire load model for the current design
set_wire_load_mode	Set wire load mode for the current design
set_driving_cell	Set drive characteristics on ports
set_drive	Set drive resistance value on ports
set_load	Set load capacitance value on ports
set_fanout_load	Set external fanout values on output ports

Operating Condition ■

■ set_operating_conditions

- To specify the process, voltage, and temperature (PVT) conditions under which the design should be synthesized and analyzed.
- The condition name is written in technology .lib file

```
operating_conditions(WCCOM) {  
    temperature : 25 ;  
    voltage : 0.9 ;  
}
```

- Set operating condition to design compiler
`set_operating_conditions WCCOM`

Wire Load Model ■

■ Wire Load Model

- An estimate of a net's RC parasitics based on the net's fanout
- Used to calculate the delay of nets in the absence of placement and routing information.
- The model name is written in technology .lib file

```
wire_load("50x50") {  
    resistance : 0.004714;  
    capacitance : 0.000218;  
    area : 1e-40;  
    slope : 6.12;  
    fanout_length (1, 9.18);  
}
```

- Set wire load model and mode to design compiler

```
set_wire_load_model -name 50x50  
set_wire_load_mode segmented
```

Wire Load Mode

Wire Load Mode


- top
- enclosed
- segmented

Wire Loading Model Selection Group:


Name : my_lib

Selection		Wire load name
min area	max area	
0.00	1000.00	05x05
1000.00	2000.00	10x10
2000.00	3000.00	20x20

...



Design Environment example



```
set_operating_conditions WCCOM
set_wire_load_model -name 50x50
set_wire_load_mode segmented
set_driving_cell -lib_cell BUF {IN1}
set_drive 1.5 {IN2, IN3}
set_load 2.2 {OUT1, OUT2}
set_fanout_load 3 {OUT3}
...
```


The names are different
between vendors library

Set Design Constraint ■




Design Constraints

- Design rule constraints
 - Design rules constraints restrict transition times, fanout loads, and capacitances



- Design optimization constraints (goals)
 - Design optimization constraints restrict speed, area and power design goals




Timing Constraints .

Commands	Description
create_clock	Creates a clock object and defines its waveform
set_input_delay	Sets input delay on ports relative to a clock signal
set_output_delay	Sets output delay on ports relative to a clock signal
set_max_delay	Specifies a maximum delay for paths
set_min_delay	Specifies a minimum delay for paths
...etc	

There are many other timing constraints used for the more complicated designs.

Timing Constraints (cont.) ■



//direct assign a delay constraint

```
set_max_delay 3 -from [get_cells FF1] -to [get_ports OUT1]
```

//or constraint related to a clock


```
create_clock -name clk -period 10 [get_ports clk]
```

```
set_input_delay 5 -clock clk [all_inputs]
```

```
set_output_delay 5 -clock clk [all_outputs]
```

Clock Uncertainty ■

- Clock uncertainty
 - Clock uncertainty is the possible time variation between any pair of clock edges
 - Clock uncertainty is caused by the clock jitter or skew
 - Jitter: caused by clock source
 - Skew: caused by different clock path



- Set clock uncertainty command to describe this behavior

```
set_clock_uncertainty -setup 0.5 clk  
set_clock_uncertainty -hold 0.2 clk
```

Synthesis and Optimize ■




Compile and Save Design .


- Use **current_design** commands
 - Set the design you are working on
`current_design TOP`
- Use **compile** or **compile_ultra** commands
 - Synthesize RTL designs to optimized, technology dependent, gate level design
 - `compile_ultra` has additional features: DesignWare components ...etc
`compile_ultra`
- Use **write_file** command
 - ddc is the synopsys internal database format using for the design flows
 - verilog is standard format using for pre-layout simulation (netlist)
`write_file -hierarchy -format ddc -output initial_compile.ddc`
`write_file -hierarchy -format verilog -output my_design.v`

Compile Strategy ■


- Top-Down
 - The top-level and all its sub-designs are compiled together
- Bottom-Up
 - The individual sub-designs are compiled separately, starting from the bottom of the hierarchy and proceeding up through the levels of the hierarchy until the top-level design is compiled.
- Mixed
 - Mix the Top-Down and Bottom-Up strategy



Top-Down Strategy



Bottom-Up Strategy



Mixed Strategy

Top-Down Compile Strategy ■

- Advantage
 - Provides a push-button approach
 - Takes care of interblock dependencies automatically
 - Recommend: design area < 100K gates

Example 8-4 Top-Down Compile Script (dctcl)

```
/* read in the entire design */
read_verilog E.v
read_verilog D.v
read_verilog C.v
read_verilog B.v
read_verilog A.v
read_verilog TOP.v
current_design TOP
link

/* apply constraints and attributes */
source defaults.con

/* compile the design */
compile
```

Bottom-Up Compile Strategy ■

- Also known as the compile-characterize-write_script-recompile method.
 - divide-and-conquer approach
 - Requires less memory than top-down compile

Example 8-6 Bottom-Up Compile Script (dctcl)

```
set all_blocks {E D C B A}

# compile each subblock independently
foreach block $all_blocks {
    # read in block
    set block_source "$block.v"
    read_file -format verilog $block_source
    current_design $block
    link
    # apply global attributes and constraints
    source defaults.con
    # apply block attributes and constraints
    set block_script "$block.con"
    source $block_script
    # compile the block
    compile
}

# read in entire compiled design
read_file -format verilog TOP.v
current_design TOP
link
write -hierarchy -format ddc -output first_pass.ddc

# apply top-level constraints
source defaults.con
source top_level.con

# check for violations
report_constraint
```

```
# characterize all instances in the design
set all_instances {U1 U2 U2/U3 U2/U4 U2/U5}
characterize -constraint $all_instances

# save characterize information
foreach block $all_blocks {
    current_design $block
    set char_block_script "$block.wscr"
    write_script > $char_block_script
}

# recompile each block
foreach block $all_blocks {

    # clear memory
    remove_design -all


    # read in previously characterized subblock
    set block_source "$block.v"
    read_file -format verilog $block_source

    # recompile subblock
    current_design $block
    link
    # apply global attributes and constraints
    source defaults.con
    # apply characterization constraints
    set char_block_script "$block.wscr"
    source $char_block_script
    # apply block attributes and constraints
    set block_script "$block.con"
    source $block_script
    # recompile the block
    compile
}
```

Mixed Compile Strategy ■

- take advantage of the benefits of both the top-down and the bottom-up compile strategies
 - top-down for small hierarchies of blocks.
 - bottom-up to tie small hierarchies together into larger blocks.

Figure 8-2 Mixing Compilation Strategies




Resolving Multiple Instances .

- Uniquify Method
 - Use **uniquify** command, the tool automatically uniquifies sub-designs
- Compile-Once-Don't-Touch Method
 - Use **set_dont_touch** command to preserve the compiled sub-design
- Ungroup Method
 - Use **ungroup** command to remove the hierarchy

Method	Advantage	Disadvantage
uniquify	<ul style="list-style-type: none">• Better local characterization	<ul style="list-style-type: none">• More working memory• Longer compile time
set_dont_touch	<ul style="list-style-type: none">• Less working memory• Less compile time	<ul style="list-style-type: none">• Bad local characterization
ungroup	<ul style="list-style-type: none">• Best synthesis result	<ul style="list-style-type: none">• More working memory• Longer compile time• No user defined hierarchy


Uniquify Method ■



```
...  
current_design TOP  
uniquify  
compile_ultra  
...
```

- Often used in top-down compile strategy


Ungroup Method



```
...  
current_design B  
ungroup {U3 U4}  
current_design TOP  
compile_ultra  
...
```

- Often used in top-down compile strategy

Compile-Once-Don't-Touch Method ■



```

...
current_design TOP
characterize U2/U3
current_design C
compile_ultra
current_design TOP
set_dont_touch {U2/U3 U2/U4}
compile_ultra
...
    
```

- Often used in bottom-up or mixed compile strategy

Analyze and Resolve Problems .




Analyze Design .

Commands	Description
report_constraint	Displays constraint-related information for the current design
report_area	Displays area information for the current design
report_timing	Displays timing information for the current design

```
report_constraint -verbose > design_cons.rpt  
report_area -hierarchy -designware > design_area.rpt  
report_timing > design_time.rpt
```

Setup Time Slack

- Setup time slack = data required time – data arrived time
 - data arrive time = clock launch time(1) + clock network delay(2) + clock to q delay(3) + **max logic delay(4)**
 - data required time = clock latch time(5) + clock network delay(6) – clock uncertainty(7) – **setup time(8)**




Startpoint: state_reg (rising edge-triggered flip-flop clocked by clk)
 Endpoint: cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
 Path Group: clk
 Path Type: max

Des/Clust/Port	Wire Load Model	Library
pk32bto8b	Small	sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

Point	Incr	Path
(1) clock clk (rise edge)	0.00	0.00
(2) clock network delay (ideal)	0.00	0.00
(3) state_reg/CK (DFFRPQ_X2M_A9TR)	0.00	0.00 r
(3) state_reg/Q (DFFRPQ_X2M_A9TR)	0.22	0.22 r
(4) U110/Y (NAND2_X0P5A_A9TR)	0.11	0.33 f
(4) U111/Y (NOR2_X0P5A_A9TR)	0.10	0.43 r
(4) U114/Y (OAI22_X0P5M_A9TR)	0.05	0.48 f
(4) cnt_reg_1_/D (DFFRPQ_X0P5M_A9TR)	0.00	0.48 f
data arrival time		0.48
(5) clock clk (rise edge)	10.00	10.00
(6) clock network delay (ideal)	0.00	10.00
(7) clock uncertainty	-0.50	9.50
cnt_reg_1_/CK (DFFRPQ_X0P5M_A9TR)	0.00	9.50 r
(8) library setup time	-0.03	9.47
data required time		9.47
data required time		9.47
data arrival time		-0.48
slack (MET)		8.99

Hold Time Slack

- Hold time slack = data arrived time – data required time
 - data arrive time = clock launch time(1) + clock network delay(2) + clock to q delay(3) + min logic delay(4)
 - data required time = clock latch time(5) + clock network delay(6) + clock uncertainty(7) + hold time(8)



Startpoint: state_reg (rising edge-triggered flip-flop clocked by clk)
 Endpoint: cnt_reg_1_ (rising edge-triggered flip-flop clocked by clk)
 Path Group: clk
 Path Type: min

Des/Clust/Port	Wire Load Model	Library
pk32bto8b	Small	sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

Point	Incr	Path

(1) clock clk (rise edge)	0.00	0.00
(2) clock network delay (ideal)	0.00	0.00
(3) state_reg/CK (DFFRPQ_X2M_A9TR)	0.00	0.00 r
(3) state_reg/Q (DFFRPQ_X2M_A9TR)	0.18	0.18 f
(4) U110/Y (NAND2_X0P5A_A9TR)	0.12	0.30 r
(4) U114/Y (OAI22_X0P5M_A9TR)	0.04	0.34 f
(4) cnt_reg_1_/D (DFFRPQ_X0P5M_A9TR)	0.00	0.34 f
data arrival time		0.34
(5) clock clk (rise edge)	0.00	0.00
(6) clock network delay (ideal)	0.00	0.00
(7) clock uncertainty	0.20	0.20
cnt_reg_1_/CK (DFFRPQ_X0P5M_A9TR)	0.00	0.20 r
(8) library hold time	-0.01	0.19
data required time		0.19

data required time		0.19
data arrival time		-0.34

slack (MET)		0.14

Reference ■

- Design Compiler User Guide
- Using Tcl with Synopsys Tools

Feedback to us ■

NTHU 晶片安全設計 回饋單



<https://forms.office.com/r/DYDu8vLaWN>

Thank you!



Visit our website: pufacademy.com

Contact us: PUFacademy@pufsecurity.com

