

Digital Logic Design

- Lecture 1
- Introduction -


2025 Spring



Agenda .

- 1. Introduction
- 2. RTL basic
- 3. Testbench basic

From Code to Chip ...



page 4

Hardware Description Language ...

- Hardware Description Language (HDL)
 - Describe the structure and behavior of electronic circuits
 - Writing HDL is just like drawing a circuit.
- Important Note
 - HDL is not a software code

Software language	HDL
Describe program, Execute in order	Describe hardware, Execute in parallel
Can be run on specific platforms like CPU or MCU	Can be general purpose IC (CPU, MCU) or application specific IC (ASIC)
Software code Binary code Machine code	Register-Transfer Level Gate level Transistor level


Hardware Description Language ...

Common HDL


- Transistor Level
 - HSPICE
 - PSPICE

- Gate Level
- Register-Transfer Level (RTL)
 - VHDL
 - Verilog







Static CMOS logic inverter



Inverter (logic gate) - Wikipedia



Flip-flop (electronics) - Wikipedia




History of Verilog ...

- First created in 1983
- IEEE 1364-1995: Verilog-95 (.v)
 - Fundamental syntax
- IEEE 1364-2001: Verilog-2001
 - Improve readability and functionality
- IEEE 1364-2005: Verilog-2005
 - Minor improvements



- IEEE 1800-2009: SystemVerilog (.sv)
 - More strict and abstract way for describing hardware
 - Powerful testbench syntax



https://nguyenquanicd.blogspot.com/2017/08/verilog-nao-la-verilog-hoac-system.html

Agenda .

- 1. Introduction
- 2. RTL basic
- 3. Testbench basic

Verilog Execution Order •

- In Verilog, all code blocks are executed in parallel
- design
 - All hardware (assignment or procedural blocks) were executed in parallel

```
6 assign a = e;

7 13

8 always@(*)begin

9 b = |f;

10 end

12 assign c = g;

13

14 always@(*)begin

15 d = &h;

16 end
```

- testbench
 - All procedural blocks of test code were start simultaneously

```
19 initial begin
20 a = 1'b0; 24 b = 1'b1;
21 end 25 end
```

Verilog Execution Order Inside "begin...end" ...

- Blocking assignment "="
 - Like software code
 - Executed in order

```
69
     70
     //blocking assignment
71
     integer ba;
72
     integer bb;
73
74
     initial begin
75
        #1:
76
        //init value
77
        ba = 1:
78
        bb = 2;
79
80
        #10://delav 10ns
81
        ba = bb;
82
        bb = ba;
83
84
        $display("----");
85
        $display("ba:%d",ba); //2
        $display("bb:%d",bb); //2
86
87
        $display("----");
88
     end
```

- - Describe the circuit behavior
 - Executed in parallel

```
//non-blocking assignment
94
      integer na;
95
      integer nb;
96
97
      initial begin
98
         @(negedge rst n);
99
         //init value
100
         na <= 1;
101
         nb \le 2;
102
103
         @(posedge clk);
104
         na \le nb;
105
         nb \le na:
106
         #1;//print value a little later
         $display("----");
107
108
         $display("na:%d", na); //2
         $display("nb:%d", nb); //1
109
         $display("----");
110
111
      end
```

Basic Components of a Digital Circuit .


- Combinational circuits
 - Logic gates
 - The output depends directly on the input, and be independent on time event signal


- Sequential circuits
 - The output depends not only on the current input, but also on time event signal
 - It has ability to store previous state.

page 11 PUFacademy


Sequential circuits .


- Latch, level-triggered
 - Output will only change when the enable signal occurs





- Flip-Flop (also called register), edge-triggered
 - Output will only change when the edge of clock/reset occurs






page 12 PUFacademy


Signal Declaration vs Design Intent .

- Combinational circuits
 - "wire" type for continuous assignment
 - "reg" type for procedural block

- Sequential circuit
 - "reg" type for procedural block
 - Flipflop
 - "reg" type for procedural block
 - Latch







```
1 wire c0;//cmb 0
 2 assign c0 = (sel)? x: y;
   reg c1;//cmb 1
   always@*begin
      if(sel) c1 = x;
              c1 = y;//complete statement
                     //becomes combinational
   end
10
12
13 reg f0;//flipflop 0
14 always@(posedge clk or negedge rst n)begin
      if(!rst n) f0 \ll 1'b0;
      else if(...)f0 <= ...;
17 end
18
19
22 reg 10;//latch 0
   always@*begin
      if(en) 10 = x;//incomplete statement
25 end
                    //becomes latch
```

Describe the logical behavior of the circuit,
 in fact, there will be a time delay in each circuit after synthesis to different technology node.

4-state Variable in Verilog.

- To describe the circuit behavior, the variable (each bits) has 4 states in Verilog
 - "0": logical 0 (Physically connected to VSS/GND)
 - "1": logical 1 (Physically connected to VDD)
 - "z": high-impedance (Physically not connected or tri-state)
 - "x": unknown (Simulator cannot determine the value)
- Value after declaration
 - wire : "z"
 - reg : "x"

Avoid "x" in design after reset signal

- Value propagation
 - wire: become "x" if RHS has "x" or "z", and the simulator cannot determine the value.
 - reg: become "x" if RHS has "x" or "z", and the simulator cannot determine the value.

(RHS: Right Hand Side)

Coding Style .

- Verilog syntax is very loose and can write a variety of circuit behavior, but the circuit of such behavior may not exist.
- Bad coding styles can lead to inconsistent results in different EDA tools.
 - Simulator vs Simulator (ex: NC-verilog, VCS)
 - In design or testbench
 - Weird waveform (blocking, non-blocking racing issue)
 - Simulator vs Synthesizer (ex: NC-verilog, Design Compiler)
 - In design
 - Unexpected circuit (latch or other strange circuit)

```
1 reg ff1;
2 reg ff2;
3 always@(posedge clk or negedge clk)begin
4   ff1 = ff2;
5   ff2<= ff1;
6 end</pre>
```

Avoid Latches in Design ...

- Problem of latch
 - level-triggered components are sensitive to noise interference.
 - Difficult to analyze timing in the synthesis stage.
 - Only some special purposes will intentionally use latch.

- Important Note
 - Most of the time, avoid latches in design stage


page 16 PUFacademy

Coding Style for Combinational Circuit .

Design intent: 3-to-1 mux

```
3 //bad coding style,
4 //incomplete statement
5 //y will hold it's value when sel=2'b11, it becomes latch
6 always@*begin
7     case(sel)
8         2'b00:         y=a;
9         2'b01:         y=b;
10         2'b10:         y=c;
11     endcase
12 end
```

```
15 //bad coding style,
16 //incomplete statement, with EDA tools specific comment
17 //y is 3-to-1 mux only when using synopsys tool
18 always@*begin
19 case(sel)//synopsys full_case
20 2'b00: y=a;
21 2'b01: y=b;
22 2'b10: y=c;
23 endcase
24 end
```



```
27 //correct coding style
28 //use default (or else) statement
29 //y is 3-tol mux in all situations
30 always@*begin
31    case(sel)
32     2'b00:    y=a;
33     2'b01:    y=b;
34     default: y=c;
35    endcase
36 end
```

page 17


Coding Style for Combinational Circuit .

Design intent: 3-to-1 mux

- Verilog-1995

```
62 //Verilog-1995
63 //Sensitive lists should be specifically filled out
64 reg y;
65 always@(a or b or c or sel)begin
66 if(sel==2'b00) y=a;
67 else if(sel==2'b01) y=b;
68 else y=c;
69 end
```

Verilog-2001



page 18 PUFacademy

Coding Style for Sequential Circuit ...

Design intent: D-flipflop with selection


```
— What will happen if rst_n == 0 and en == 1?
```

```
4 //control a variable in different blocks
5 reg q;
6 always@(posedge clk or negedge rst_n)begin
7    if(!rst_n) q<=1'b0;
8 end
9 always@(posedge clk or negedge rst n)begin</pre>
```

if(en)

11 end

3 //bad coding style,



Describe the signal behavior in one always block

q<=d;

```
14 //correct coding style
15 //control a variable in only-1 block
16 reg q;
17 always@(posedge clk or negedge rst_n)begin
18 if(!rst_n) q<=1'b0;
19 else if(en)q<=d;
20 end
```

page 19 PUFacademy


Module ...

- "module" represents a group of related circuits in Verilog
- Can be either combinational or sequential circuits or both

module module name


- Parameter list
 - Configurable when using this module
 - Constant at compile time
- Port list
 - input (Usually have)
 - Output (Usually have)
 - inout (special circuits)
- Internal signal declaration
- Circuit implementation

endmodule



-rst_n

b D Q s



Module .

```
1 module addr#( //name of this module
      //parameter declaration
      parameter WIDTH = 8
      //port declaration
      input
                 [WIDTH-1:0] a
                                   ,//input a
      input
                 [WIDTH-1:0] b
                                   ,//input b
      output reg [WIDTH :0] s
                                   ,//seq output of (a + b)
      input
                             clk ,
10
      input
                             rst n
11
      );
12
13
      //internal signal declaration
14
      wire [WIDTH :0] ns;//cmb value of (a+b)
15
16
      //circuit implementation
17
      //cmb
18
      assign ns = a + b;
19
      //seq
20
      always@(posedge clk or negedge rst n)begin
21
         if(!rst n) s \le \{WIDTH+1\{1'b0\}\}\};
22
         else
                     s <= ns;
23
      end
24
25 endmodule //end of this module
```

page 21 PUFacademy

Module Instance and Connection .

```
1 module addr4#(
                                                                   addr4
      //parameter declaration
      parameter IN WIDTH = 8
                                               clk, rst n
      //port declaration
                                                          ADDR 1
      input
             [IN WIDTH-1:0] in1
                                                           addr
             [IN WIDTH-1:0] in2
      input
      input [IN WIDTH-1:0] in3
                                                     a
                                                                           ADDR 3
 9
      input [IN WIDTH-1:0] in4
                                                                            addr
                                               in2
      output [IN WIDTH+1:0] out
10
11
      input
                            clk
                                                                                      out
12
      input
                            rst n
                                                          ADDR 2
                                                                     b
                                                           addr
13
      );
14
15
     //internal signal declaration
16
     wire
             IN WIDTH
                        :01 s1;
     wire
           [IN WIDTH :0] s2;
18
19
     //sub-module instancec
20
      addr#(.WIDTH(IN WIDTH ))I ADDR 1(.a(in1), .b(in2), .s(s1), .clk(clk), .rst n(rst n));
21
      addr#(.WIDTH(IN WIDTH ))I_ADDR_2(.a(in3), .b(in4), .s(s2 ), .clk(clk), .rst_n(rst_n));
22
      addr#(.WIDTH(IN WIDTH+1))I ADDR 3(.a(sl ), .b(s2 ), .s(out), .clk(clk), .rst_n(rst_n));
23
24 endmodule
```

page 22 PUFacademy

Signal Declaration, wire? reg?

- Module
 - Internal signal
 - Flipflop reg
 - Combinational reg or wire
 - IO
 - Input wire (leave it blank)
 - Output reg or wire (leave it blank)
- Sub-module instance
 - Connect to input wire or reg
 - Connect to output wire

What does the circuit look like?

Having the circuit in your mind,
 It is obvious what type to declare.

page 23 PUFacademy

Coding Style for Port Declaration .

- Module port declaration
 - Verilog-1995
 - Many repetitive declarations

```
1 //Verilog-1995 port declaration
 2 module addr(a, b, s, clk, rst n);
      parameter WIDTH = 8;
                 [WIDTH-1:0] a
      input
                 [WIDTH-1:0] b
      input
      output
                 [WIDTH :0] s
                              clk
      input
      input
                              rst n;
10
11
                 [WIDTH : 0] s
      reg
12
13
      //...
14
      //...
15
16 endmodule
```

- Verilog-2001
- Simplified declarations

[WIDTH-1:0] a

[WIDTH-1:0] b

clk

rst n

add local parameter

```
19 //Verilog-2001 port declaration
20 module addr#(
      parameter WIDTH = 8
22
23
      input
      input
      output reg [WIDTH :0] s
      input
      input
28
      );
29
30
      localparam PIPENUM = 1;
31
      //...
32
      //...
33
34 endmodule
```

page 24 **PUFacademy**

Coding Style for Port Connection .

- Sub-module instance port connection
 - by order (implicit)



```
40 //Verilog-1995 port connection, by order
41 addr#(IN_WIDTH) I_ADDR_1(in1, in2, s1, clk, rst_n);
```


by name (explicit)




page 25 PUFacademy

Module IO Behavior ...


- When is the correct "out" value available?
- In order to easy integration of different modules, the IO waveform must be specified.






page 26 PUFacademy

- Add control signals next to data signal.
 - The transmitter (tx) module
 - sends a control signal with data (data is optional)
 - The receiver (rx) module
 - replies a control signal with response (response is optional).
- Control signal types
 - Level (high / low)
 - Pulse (high within a clock period)
- Common types of IO protocol
 - Pulse, Pulse
 - Level, Pulse
 - Level, Level
 - Pulse, Level




- Request (Pulse), Acknowledgement (Pulse)
 - TX sends a request (req) with optional data (d)
 - RX replies an acknowledgement (ack) with an optional response signal (r)



page 28 PUFacademy

- Request (Level), Acknowledgement (Pulse)
 - TX sends a request (req) with optional data (d)
 - RX replies an acknowledgement (ack)
 with an optional response signal (r)




page 29 PUFacademy


- Valid (Level), Ready (Level)
 - TX pulls up a valid signal (vld) to indicate that the output data (d) is valid.
 - RX pulls up a ready signal (rdy)
 to indicate that it is ready to receive data (d).
 - When both valid and ready are high it means the data has been successfully transferred.



The valid and ready signals must be independent from each other to avoid deadlock.



- Start (pulse), Busy (Level)
 - TX sends a start signal (start_p) with optional data (d)
 - RX pulls up the busy signal (busy)
 and starts the internal operation
 when the operation is complete
 puts down the busy along with the response (r).



This protocol is usually used for the controller module to operate the calculation module.

page 31 PUFacademy

Agenda .

- 1. Introduction
- 2. RTL basic
- 3. Testbench basic


Basic Components of Testbench .

Testbench (tb_top.sv)

module tb_top;

- Dump waveform
- DUT (Design Under Test) instance
- Generate clock, reset signal
- Drive DUT input (test pattern)
- Monitor DUT output
- Behavioral model of DUT
- Checker to compare answer
- ...

endmodule



Basic Syntax of Testbench .

- Procedural block (initial)
 - System task (\$)
 - \$random
 - \$display
 - \$finish
 - Time related
 - delay a specific time (#)
 - wait for event (@)
 - wait for condition (wait)
 - Branch
 - if-else
 - switch-case
 - Loop
 - for, while, repeat, forever

- begin ... end
 - A block of code in a branch or a loop

```
initial begin
10
         a = 0;
         if (cond) begin
             a = a + 1; //in if-block
13
            a = a + 2;//in if-block
14
         end
15
         $display("a: %d",a);//a is 0 when cond==false
16
      end
      initial begin
18
19
         a = 0;
20
         if (cond)
21
             a = a + 1; //only 1 line is in if-block
22
             a = a + 2;//out of if-block
23
24
         $display("a: %d",a);//a is 2 when cond==false
25
      end
```

Dump Waveform •

`define is a preprocessor directive
 Can enable or disable some part of code,
 Not recommended for use in design.

- Because \$fsdbDumpXXX is a Synopsys specific command, if you use other simulator, it will cause compile error, so use `ifdef ... `endif to separate it, use +define+USE_FSDB to open this code when simulation.
- Also +FSDB to trigger \$test\$plusargs("FSDB") to enter if statement in line 9.

page 35 PUFacademy

Timeout Control ...

- In the simulation process, there may be some reasons causing the simulation cannot be finished, so, it is better to set a timeout value in each testbench.
- In this example, the default timeout is 1000ns, if you need a longer timeout, you can use +TO=XXXX to overwrite.
- The # sign means delay for some unit length of time.

```
// unit/precision
`timescale lns/lps
```


```
18
    // TIMEOUT
    integer timeout;
    initial begin
      if(!$value$plusargs("T0=%d",timeout)) begin//+T0=XXXX to overwrite
        timeout = 1000;//default
      end
      #timeout;
      $display("**************);
      $display("simulation timeout");
      $display("**************);
      $finish:
30
    end
```


page 36 PUFacademy

Generate Clock and Reset .

In a large chip, the clock and reset signals are usually generated internally, but in the case of a small module simulation, the clock and reset signals are generated by the testbench.

```
32
    33
    // CLK RESET
34
    35
    reg clk ;
36
    reg rst n;
37
38
    initial begin
39
      clk = 1'b1;
40
      forever begin
41
        \#(5.0/2.0) clk = ~clk;
42
      end
43
    end
44
    initial begin
45
      rst n = 1'b1;
46
      #7;
47
      rst n = 1'b0;
48
      #7;
49
      rst n = 1'b1;
50
    end
```





page 37 PUFacademy

Instance of DUT.

 There must be a module instance to be tested in the testbench, called DUT (Design Under Test)

- Set the parameter and connect the io when instance the module.
- Usually, the input signal of DUT will be operated in the initial block of testbench, so, it will be declared as reg type
- Testbench will check the output of the DUT and only wire types can be connected to the output of the module instance.

```
53
     54
55
57
     rea
                    start p;
58
                    busv;
    wire[WIDTH*2-1:0] o;
62
63
     mult2#(
64
        .WIDTH(WIDTH)
65
     ) I MULT2 (
66
        .start p(start p
67
68
69
        busy
              busv
70
       .clk
               clk
       .rst n
72
              (rst n
73
```

page 38 PUFacademy

Drive DUT Input.

- Control the input signals to generate test patterns to DUT
- The testbench acts as another module to interact with the DUT
- In order to describe the correct circuit interaction behavior
 - it is recommended to use edge trigger and non-blocking assignment to control these inputs.

```
82
      //drive test data
 84
      initial begin
 85
 86
         87
         //reset input signal
 88
         @(negedge rst n);
         start p \ll 1'\overline{b0};
 89
                <= {WIDTH{1'b0}};
 90
 91
                <= {WIDTH{1'b0}};
 92
         wait(rst n);
 93
 94
         95
         //start input signal
         repeat(3)begin
 96
            @(posedge clk);
 97
            @(posedge clk);
 98
 99
            start p \ll 1'b1;
100
                   <= $random();
                   <= $random();
101
102
103
            @(posedge clk);
104
            start p <= 1'b0;
```

page 39 PUFacademy

Monitor DUT Input and Output ...

- An independent monitor block to capture and store the input and output of the DUT.
- Same as driver block, you can use edge-trigger control to capture the correct data.

```
80
                         reg [WIDTH*2-1:0] dut o[$];//dut output
                                                                    of o; //[$] is systemverilog queue
124
       initial begin
                                                                139
125
       //monitor data
                                                                140
                                                                          @(negedge rst n);
126
       initial begin
                                                                141
                                                                          wait(rst n);
127
          @(negedge rst n);
                                                                142
                                                                          while(1)begin
128
          wait(rst n);
                                                                143
                                                                             @(posedge clk);
129
          while(1)begin
                                                                             if(start p)begin
                                                                144
130
             @(posedge clk);
                                                                145
                                                                                while(1)begin
131
             if(start p)begin
                                                                                   @(posedge clk);
                                                                146
132
                $display($realtime,,"input a: 'd%d",a);
                                                                147
                                                                                   if(!busy)begin
133
                $display($realtime,,"input b: 'd%d",b);
                                                                                      $display($realtime,,"dut o : 'd%d",o);
                                                                148
134
                gld o.push back(a*b);
                                                                149
                                                                                      dut o.push back(o);
135
                $display($realtime,, "gld o : 'd%d", gld o[$]); 150
                                                                                      break;
                                                                151
136
                                                                                   end
             end
                                                                152
137
                                                                                end
          end
138
                                                                153
       end
                                                                             end
                                                                154
                                                                          end
                                                                155
                                                                       end
```

reg [WIDTH*2-1:0] gld o[\$];//golden answer of o; //[\$] is systemverilog queue

page 40

Check with Golden

- An independent checker block to compare the golden output with DUT output.
- If compare error, terminate the simulation.

```
157
      158
      //check data
159
      initial begin
160
         while(1)begin
161
            wait(gld o.size()>=1 && dut o.size()>=1);
            if(gld o[0] === dut o[0])begin
162
163
               $display("check pass!!");
               gld o.pop_front();
164
165
               dut o.pop front();
166
            end
167
            else begin
168
               @(posedge clk);
169
               @(posedge clk);
170
               $display("**************);
171
               $display("simulation fail!!!");
               $display("**************);
172
173
               $finish;
174
            end
175
         end
176
      end
```

page 41 PUFacademy

Reference -

- IEEE Std 1800™-2017
- https://en.wikipedia.org/wiki/Verilog
- https://blog.csdn.net/l471094842/article/details/109714550

page 42 PUFacademy

Feedback to us -



https://forms.office.com/r/DYDu8vLaWN

Thank you!



Visit our website: pufacademy.com

Contact us: PUFacademy@pufsecurity.com



Vnu	
You Tube	