Design of Chip Security

Lab03 Report


Name: 王品然

Student ID: 113063572

Outline

- Overview
- Pack sha2 into an AXI IP
- Build CPU system with packed IP
- Synthesis and implementation
- C program in SDK
- Result
- Review

Overview



AXI registers plan


• slv_reg0: start_f, vld_f, byte_len, last_word

	last_word (8-bit)	byte_len (6-bit)	vld_f	start_f
--	-------------------	------------------	-------	---------


• slv_reg1: byte_en (32-bit)

• slv_reg2 ~ slv_reg9: message (8 word)


sha256 v1 0 module structure



sha2 if module structure




sha2 if module FSM




Build CPU system with packed IP

Replace default IP with my sha256 IP




Synthesis and Implementation

Check message




Check timing



→ No setup time violate

Name	Slice LUTs (32600)	Slice Registers (65200)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (32600)	LUT as Memory (9600)	LUT Flip Flop Pairs (32600)	Block RAM Tile (75)	Bonded IOB (210)	BUFGCTRL (32)	MMCME2_ADV (5)	BSCANE2 (4)
✓ № urbana_wrapper	3097	2440	204	1016	2895	202	1243	16	4	3	1	1
✓ ■ urbana_i (urbana)	3097	2440	204	1016	2895	202	1243	16	0	3	1	1
sha256_ip_0 (urbana_sha256_ip_0_0)	1605	1147	95	483	1541	64	708	0	0	0	0	0
inst (urbana_sha256_ip_0_0_sha2	1605	1147	95	483	1541	64	708	0	0	0	0	0
a sha2_inst (urbana_sha256_ip	972	772	31	356	908	64	417	0	0	0	0	0
sha2_if_inst (urbana_sha256_ip	24	7	0	16	24	0	7	0	0	0	0	0
sha256_ip_v1_0_S00_AXI_inst (357	368	64	167	357	0	33	0	0	0	0	0
> a rst_clk_wiz_1_100M (urbana_rst_clk	18	39	0	13	17	1	15	0	0	0	0	0
> a microblaze_0_local_memory (microbl	27	14	0	22	25	2	6	16	0	0	0	0
> a microblaze_0 (urbana_microblaze_0_0)	1183	934	109	430	1065	118	371	0	0	0	0	0
> a mdm_1 (urbana_mdm_1_1)	91	110	0	44	84	7	38	0	0	1	0	1
> a clk_wiz_1 (urbana_clk_wiz_1_1)	0	0	0	0	0	0	0	0	0	2	1	0
> axi_uartlite_0 (urbana_axi_uartlite_0_0)	90	84	0	32	80	10	58	0	0	0	0	0
> axi_interconnect_0 (urbana_axi_interc	83	112	0	49	83	0	43	0	0	0	0	0

										1				
Name	Slice LUTs (32600)	Slice Registers (65200)	F7 Muxes (16300)	Slice (815 0)	LU	reg reg	-	:0] :0]	<pre>state; state_nx;</pre>	RAM Tile (75)	Bonded IOB (210)	BUFGCTRL (32)	MMCME2_ADV (5)	BSCANE2 (4)
✓ № urbana_wrapper	3097	2440	204	1016						16	4	3	1	1
→ ■ urbana_i (urbana)	3097	2440	204	1016		//cou	ınte	r		16	0	3	1	1
sha256_ip_0 (urbana_sha256_ip_0_0)	1605	1147	95	483			-			0	0	0	0	0
✓ ■ inst (urbana_sha256_ip_0_0_sha2	1605	11/1	95	483		wire	[3	:0]	msg_word;	0	0	0	0	0
sha2_inst (urbana_sha256_ip	972	772	31	356		reg	Г 3	:01	cnt word:	0	0	0	0	0
sha2_if_inst (urbana_sha256_ip	24	7	0	16		8		1	· · · · · · · · · · · · · · · · · · ·	0	0	0	0	0
sha256_ip_v1_0_S00_AXI_inst (357	as exr	oected	167		357		0	33	0	0	0	0	0
> a rst_clk_wiz_1_100M (urbana_rst_clk	18	39	0	13		17		1	15	0	0	0	0	0
> a microblaze_0_local_memory (microbl	27	14	0	22		25		2	6	16	0	0	0	0
> a microblaze_0 (urbana_microblaze_0_0)	1183	934	109	430		1065		118	371	0	0	0	0	0
> a mdm_1 (urbana_mdm_1_1)	91	110	0	44		84		7	38	0	0	1	0	1
> a clk_wiz_1 (urbana_clk_wiz_1_1)	0	0	0	0		0		0	0	0	0	2	1	0
> axi_uartlite_0 (urbana_axi_uartlite_0_0)	90	84	0	32		80		10	58	0	0	0	0	0
> axi_interconnect_0 (urbana_axi_interc	83	112	0	49		83		0	43	0	0	0	0	0




Name	Slice LUTs (32600)	Slice Registers (65200)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (32600)	LUT as Memory (9600)	LUT Flip Flop Pairs (32600)	Block RAM Tile (75)	Bonded IOB (210)	BUFGCTRL (32)	MMCME2_ADV (5)	BSCANE2 (4)
✓ № urbana_wrapper	3097	2440	204	1016	2895	202	1243	16	4	3	1	1
✓ ■ urbana_i (urbana)	3097	2440	204	1016	2895	202	1243	16	0	3	1	1
sha256_ip_0 (urbana_sha256_ip_0_0)	1605	1147	95	483	1541	64	708	0	0	0	0	0
✓ ② inst (urbana_sha256_ip_0_0_sha2	1605	1147	95	483	1541	64	708	0	0	0	0	0
sha2_inst (urbana_sha256_ip	972	772	31	356	908	64	417	0	0	0	0	0
sha2_if_inst (urbana_sha256_ip	24	1009 is 7	vnocto	ام 16	24	0	7	0	0	0	0	0
sha256_ip_v1_0_S00_AXI_inst (357	1098 is e	xpecte	167	257 Q ¥	⇒ × LUT as Shift Re	egister	0	0	0	0	0
> rst_clk_wiz_1_100M (urbana_rst_clk	18	39	0	13	Name							0
> a microblaze_0_local_memory (microbl	27	14	0	22		V						0
> @ microblaze_0 (urbana_microblaze_0_0)	1183	934	109	430	~ [√ ② sha256_ip_0 (urbana_sha256_ip_0_0)				6		0
> 1 mdm_1 (urbana_mdm_1_1)	91	110	0	44	,					6	4 0	1
> @ clk_wiz_1 (urbana_clk_wiz_1_1)	0	0	0	0		> a microblaze_0 (urbana_microblaze_0_0) 54						0
> axi_uartlite_0 (urbana_axi_uartlite_0_0)	90	84	0	32		>					7 0	0
> axi_interconnect_0 (urbana_axi_interc	83	112	0	49		> a microbiaze_0_local_memory (microbiaze_0_local_memory_imp_1QLQ2DX) > a rst_clk_wiz_1_100M (urbana_rst_clk_wiz_1_100M_0) 1						0


Check utilization - summary table


Summary


Resource	Utilization	Available	Utilization %
LUT	3097	32600	9.50
LUTRAM	202	9600	2.10
FF	2440	65200	3.74
BRAM	16	75	21.33
Ю	4	210	1.90
MMCM	1	5	20.00



Flow chart







印出"message:"


逐byte接收message,直到enter或是已接收32 byte


記下接收了幾個byte,並當作byte_len




計算每個word分別對應的msg_be

將結果彙整為32-bit的byte_en訊號








```
將byte_en寫進
slv_reg1 

使用Xil_Out32將打包好的byte_en寫入AXI的slv_reg1
```



將start_f=1, vld_f=1, byte_len, last_word 組合並寫入slv_reg0

使用Xil_Out32將start_f=1, vld_f=1, byte_len, last_word組合並寫入slv_reg0。


Interface已完成 傳送data給sha2?

使用Xil_In32讀取return[30]的訊號作為判斷條件,

當為1時,繼續進行程式,否則繼續等待。

將slv_reg0中的 vld_f, start_f拉成0

→ 使用Xil_Out32將slv_reg0中代表vld_f和start_f的bit改成0。





使用Xil_In32讀取return[31]的訊號作為判斷條件,

當為1時,繼續進行程式,否則繼續等待。



印出"Digest:"並換行

分段讀取並接續分2行印出result 0~7的值

Result

Demonstration



Review

Problem encounter

問題:不理解FPGA demo的流程

解決方法:在助教時間時,問清楚我的問題(非常感謝助教)

問題:C program等不到digest

過程:發現是C program有成功寫入slv_reg但等不到return訊號

解決方法:寫testbench驗證sha2_if,但發現沒有問題。重新下載nthu sys lcm only並重燒板子,問題就不見了。

Review 29

心得

- · 初次接觸FPGA
- · 沒有寫過C code

→ 花時間與心力學習並熟悉陌生領域,結果是愉快充實的

Review 30

Thanks for listening