

# Lab Session 5 ALU and Register Files

**Advisor: Lih-Yih Chiou** 

**Speaker: Patty** 

Date: 03/23/2016




#### **Outline**

- Introduction
- ☐ Lab A : Arithmetic Logic Unit
- ☐ Lab B : Register File
- ☐ Lab C : Serial-In Parallel-Out Register File
- ☐ Lab D : Register File + ALU
- Lab5 Homework
- ☐ Copy Reference code

#### Introduction

#### Single-Cycle CPU




Computer Organization and Design. THE HARDWARE/SOFTWARE INTERFACE. David A. Patterson, John L. Hennessy



## Lab A: Arithmetic Logic Unit

- A digital electronic circuit that performs arithmetic and bitwise logical operations on integer binary numbers
- A fundamental building block of the CPU.



alu\_enable



## Lab A: Arithmetic Logic Unit

Signal	Туре	Bits	Description
alu_enable	input	1	0→close 1→open
alu_op	input	4	Operation code select which operation to be executed
src1	input	32	ALU source 1
src2	input	32	ALU source 2
alu_out	output	32	ALU result
alu_overflow	output	1	0→no overflow 1→overflow

#### **NOTE:**


Definition of overflow: the result is greater than which a given register can store or represent.

ADD pos + pos = neg

ADD neg + neg = pos

SUB pos - neg = neg

SUB neg - pos = pos





#### Lab A: Arithmetic Logic Unit

Category	alu_op	Operation	Description
Arithmetic	0000	ADD	alu_out = src1 + src2
	0001	SUB	alu_out = src1 - src2
Logical	0010	AND	alu_out = src1 & src2
	0011	OR	alu_out = src1   src2
	0100	XOR	alu_out = src1 ^ src2
	0101	NOR	alu_out = ~(src1   src2)
Barrel shifter	0110	SRL	alu_out = src1 >> src2
	0111	ROTR	alu_out = src1 rotate right by "src2 bits"

#### NOTE:

Difference between shift and rotate:

SRL 8'b0000\_1111 >> 8'b0000\_0011 = 8'b0000\_0001 ROTR 8'b0000\_1111 rotate right 8'b0000\_0011 = 8'b1110\_0001

## Lab A: Reference Code (1/2)


```
timescale 1ns/10ps
2
     // ------//
4
      define DataSize
                      32
     define ALUopSize
6
     //define ALUop
8
      define ADDop
                      4'b0000
                                                               Increase modifiability
9
      define SUBop
                      4'b0001
     define ANDop
10
                      4'b0010
                                                               and readability
11
      define ORop
                      4'b0011
12
      define XORop
                      4'b0100
13
     define NORop
                      4'b0101
14
      define SRLop
                      4'b0110
15
     define ROTRop
                      4'b0111
16
     module ALU (alu enable, alu op, src1, src2, alu out, alu overflow);
17
18
     // -----//
19
                             alu enable;
20
     input
            [`ALUopSize-1:0]
21
     input
                             alu op;
                             src1;
22
     input
            [`DataSize-1:0]
23
            [`DataSize-1:0]
     input
                             src2;
24
                           output ----- //
25
     output [`DataSize-1:0]
                             alu out;
26
27
     output
                             alu overflow;
28
                            reg -----//
29
            [`DataSize-1:0]
30
                             alu out;
     reg
                             alu_overflow;
31
     reg
32
            [63:0]
     reg
                             temp;
```

## Lab A: Reference Code (1/2)

```
If there is any change on the RHS of "=",
                                       the always block will be executed
    alu overflow = 1'b0;
         if(alu enable)begin
                                  readability
             case(alu op)
                  ADDop
                             begin
                                alu out = src1 + src2;
                                if((src1[31]==0 && src2[31]==0 && alu out[31]==1)||
                                   (src1[31]==1 && src2[31]==1 && alu out[31]==0))
                                    alu overflow = 1'b1;
                                else
                                    alu overflow = 1'b0;
45
                                end
                  SUBop
                            begin
                                alu_out = src1 - src2;
                                if((src1[31]==0 && src2[31]==1 && alu out[31]==1)||
48
                                   (src1[31]==1 && src2[31]==0 && alu out[31]==0))
                                    alu overflow = 1'b1;
51
                                else
                                                                                                  case
52
                                    alu overflow = 1'b0;
                                end
54
                  ANDop
                            alu out = src1 & src2;
                            alu out = src1 | src2;
                  ORop
                            alu out = src1 ^ src2;
                 `XORop
                 `NORop
                            alu out = \sim(src1 | src2);
                             alu out = src1 >> src2;
                 SRLop
                 ROTRop :
59
                            begin
                                temp = {src1, src1};
61
                                temp = temp >> src2;
62
                                alu out = temp[31:0];
                                end
64
                 default :
                            alu out = 32'b0;
                 endcase
67
         else
             alu out = 32'b0;
                                                     full case
         end
     endmodule
```



#### **D** Latch




E	D	Q	<b>Q</b> next	<b>Q</b> 'next
0	X	0	0	1
0	X	1	1	0
1	0	Х	0	1
1	1	Х	1	0

Fig. D latch with enable




#### D flip-flop



clk	D	Q	Qnext	<b>Q</b> 'next
0	X	0	0	1
0	X	1	1	0
1	Х	0	0	1
1	Х	1	1	0
	0	Х	0	1
	1	Х	1	0

Fig. Positive-edge-triggered D flip-fliop


- □ The main difference between latch and flip-flop
  - Latch
    - Outputs are constantly affected by the inputs as long as the enable signal is asserted.
  - → Flip-Flop
    - Outputs change only at the rising edge of the clock signal.








- □ Register file is an array of processor registers in a CPU.
  - → A 32 X 32 register file means it has 32 registers and each of them is 32 bits.
- Components
  - n to 1 Decoder
  - Array
  - m to n Multiplexer
- Multiple output ports allow us to read several data in one cycle.



#### How does it work?







Fig. Write data into register file

Fig. Read data from register file




#### Port List

Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	$0 \rightarrow \text{off}  1 \rightarrow \text{on}$
reg_write	input	1	$0 \rightarrow \text{read}  1 \rightarrow \text{write}$
src1_addr	input	5	source1 address
src2_addr	input	5	source2 address
write_addr	input	5	write address
write_data	input	32	write data
src1	output	32	read data source1
src2	output	32	read data source2




How does it write?



- (1) clock positive edge , reset signal is set to 1, all registers are reset to zero
- (2) clock positive edge / , register file is enable and in write mode
  - → 32'd1 is written into REG[0]
- (3) clock positive edge ↑, register file is enable and in write mode
  - → 32'd3 is written into REG[2]

How does it read?




- (1) clock positive edge , register file is enable and in read mode
  - $\uparrow$  > src1 = REG [0] = 32'd1, src2 = REG [2] = 32'd3
- (2) clock positive edge , register file is enable and in read mode
  - $\uparrow$  > src1 = REG [4] = 32'd5, src2 = REG [6] = 32'd7
- (3) clock positive edge , register file is enable and in read mode
  - $\uparrow$  > src1 = REG [8] = 32'd9, src2 = REG [10] = 32'11

## Lab B: Reference Code (1/2)

```
`timescale 1ns/10ps
2
     // ----- define ----- //
4
      define DataSize 32
      define RegSize
                      32
      define AddrSize
                       5
   module regfile (clk, rst, reg_enable, reg_write, src1_addr, src2_addr,
8
9
                   write addr, write data, src1, src2);
10
11
                        ---- input ----- //
12
                              clk;
     input
13
     input
                              rst:
14
     input
                              reg enable;
15
     input
                             reg write;
16
            [`AddrSize-1:0]
     input
                            src1_addr;
     input
           [`AddrSize-1:0]
                            src2 addr;
            [`AddrSize-1:0]
                            write_addr;
18
     input
19
     input
            [`DataSize-1:0]
                             write data;
20
     // ----- output -----//
21
22
     output [`DataSize-1:0] src1;
23
     output [`DataSize-1:0]
                            src2;
                                                                        ⊭—DataSize—>
24
                                                                           REG [0]
25
                             rea -----//
                                                                           REG [1]
26
            [`DataSize-1:0]
                             src1;
     reg
                                                                 RegSize
27
            [`DataSize-1:0]
     reg
                             src2;
                              REG [`RegSize-1:0];
28
            [`DataSize-1:0]
                                                                           REG [30]
29
                                                                           REG [31]
     integer i;
```


## Lab B: Reference Code (2/2)





## Lab C: Serial-In Parallel-Out Register File

- □ A special design of register file which use only one address to get more than one data in a register file simultaneously.
- □ Take a serial-in parallel-out 32 X 32 register file as an example:
  - → It only has one read address port but three output ports.






#### Lab C: Serial-In Parallel-Out Register File


#### Port List

Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	register file enable
reg_write	input	1	$0 \rightarrow \text{read}  1 \rightarrow \text{write}$
src_addr	input	5	source address
write_addr	input	5	write address
write_data	input	32	write data
src1	output	32	read data source1
src2	output	32	read data source2
src3	output	32	read data source3



### Lab C: Serial-In Parallel-Out Register File


How does it read?



- (1) clock positive edge 1, register file is enable and in read mode
  - $\uparrow$  > src1 = REG [0] = 32'd1, src2 = REG [0+1] = 32'd3, src3 = REG [0+2] = 32'd5
- (2) clock positive edge 1, register file is enable and in read mode
  - $\uparrow$  > src1 = REG [3] = 32'd7, src2 = REG [3+1] = 32'd9, src3 = REG [3+2] = 32'd11
- (3) clock positive edge ↑, register file is enable and in read mode
  - $\uparrow$  > src1 = REG [6] = 32'd13, src2 = REG [6+1] = 32'd15, src3 = REG [6+2] = 32'd17

# LPHPLMB VLSI Design LAB


## Lab C: Reference Code (1/2)



## Lab C: Reference Code (1/3)

```
32
33
    □always@(posedge clk)begin
34
           if(rst)begin
35
               for(i=0; i<`RegSize; i=i+1)</pre>
36
                    REG[i] \leftarrow 32'b0;
37
               src1 <= 32'b0;
38
               src2 <= 32'b0;
39
               src3 <= 32'b0;
40
                end
41
           else begin
               if(reg enable)begin
42
43
                    if(reg write)
44
                         REG[write addr] <= write data;</pre>
45
                    else begin
                         src1 <= REG[src addr];</pre>
46
                                                                        register read
                         src2 <= REG[src addr+1];</pre>
47
                         src3 <= REG[src addr+2];</pre>
48
49
                         end
50
                    end
51
               else begin
52
                         src1 <= 32'b0;
53
                         src2 <= 32'b0;
54
                         src3 <= 32'b0;
55
                         end
56
                end
57
           end
58
      endmodule
```

□ Combining a 32 x 32 Register File and an ALU to form a subsystem that could carry out the basic operation of a single processer
alu\_enable






# □ Port List

Lab D: Register File + ALU

Signal	Туре	Bits	Description
clk	input	1	clock
rst	input	1	reset
reg_enable	input	1	register file enable
reg_write	input	1	$0 \rightarrow \text{read}  1 \rightarrow \text{write}$
src1_addr	input	5	source1 address
src2_addr	input	5	source2 address
write_addr	input	5	write address
write_data	input	32	write data
alu_enable	input	1	0→close 1→open
alu_op	input	4	ALU operation code
write_sel	input	1	0→write_data 1→alu_out
alu_overflow	output	1	0→no overflow 1→overflow


- How does it work?
  - Write data into register file






How does it work?


→ Write data into register file



- How does it work?
  - → Read data from register file and execute by ALU



How does it work?



#### **Lab5 Homework**

- □ ProbA
  - → Implement another 8 instructions based on the ALU in LabA.
- ProbB
  - → Design a 64 X 32 register file based on LabB's structure.
- ProbC
  - → Design a 128 X 32 SIPO-register file based on LabC's structure with 5 output ports.
- □ ProbD
  - → Implement the subsystem in LabD using the components your designed in ProbA and ProbB.

#### Attention:

- 1. Make sure all your verilog code can be compiled in SOC lab.
- 2. Behavioral descriptions are acceptable.



#### **Copy Reference code**

- Steps:
  - → Open the terminal command-line interface.
  - → Login the workstations. (ssh –X vlsicad5(9))
  - → % cp -r /home/user2/vlsi16/vlsi1680/lab5.

01~15:vlsicad5 16~30:vlsicad9

Point