

Register Map

Document level: Confidence
Document No.: HJ-BMJL-PD-037

Version/Revision: B/0



NacroSilicon Release For
MacroSilicon Release For
MacroSilicon Release For
Internal Use Only
Internal Use Only
2023年03月13日
2023年03月13日



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Version/Revision: B/0

Note: MS7210 registers not in the following list should not be written.

I2C Read/Write slave address

SA	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	1	0	1	0	_1	1	0
1	1	0	1	1	0	Oð	1	0

Top M	ISC	4	(63)		
BASE	Address: 0x0000	20			
Offset	Register name	BIT	Description	Type	Default value
0x04	audio_clk_en	[0]	audio clock enable	R/W	0x0
	tx_audio_clk_inv	[2]	tx audio clock invert	R/W	0x0
	~0	2/2	tx audio clock select		
0x08		K X	00: select i2s clock		
0.00	tx_audio_clk_sel	[10]	01: reserve	R/W	0x0
			10: reserve		
	XX XIV		11: select spdif clock		
			audio pll select:		
-13		~	00 : use AUDIO PLL		
0x0c	aupll_sel	[3.,2]	01: use AUDIO DLL + AUDIO PLL	R/W	0x0
-	10		10: use AUDIO DLL		0.00
	>		11: use AUDIO PLL(XTAL input)		
0x1e	pclk_freq	[70]	pclk_freq result	RO	/
OXIC	peik_freq	[70]	pclk_freq*(xtal/10000)/4096	10	,
	freq_clk_sel	[2.1]	11: pclk clock	R/W	0x0
0x19		[2,1]	others: reserve	10 11	0,20
	freq_enable	[0]	frequency meter enable	R/W	0x0
			00: no divide	18	
0xc1	tx_sclk_sel	[76]	01: divide 2	R/W	0x0
OACI	tx_scik_sci	[70]	10: divide 4	10/ 11	OAO
			11: divide 8		A 1
	spdif_cdr	[4]	i2s_sd3 input data use to tx spdif(data and	R/W	0x0
0xa5			clock)		
	spdif_from_i2sd3	[3]	i2s_sd3 input data use to tx spdif(data)	R/W	0x0
0x79	dig_pd	[5]	digital pads pull down enable, active high	R/W	0x0
	dig_pu	[4]	digital pads pull up enable, active high	R/W	0x1
0x09	dvin_sw_rstb	[0]	digital video input module reset	R/W	0x0
- 122		r.1	0:reset	ZY	3
		ee-	digital video input enable)] .	
0x16	dvin_en	[2]	0:disable	R/W	0x0
			1:enable		



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Top M	ISC				
BASE A	Address: 0x0000				
Offset	Register name	BIT	Description	Type	Default value
0xC0	dvin_clk2tx_sel	[1]	0:pclk to tx and dvin_lat_clk to tx pixel clk 1:pclk div2 to txpll and dvin_lat_clk div2 to tx pixel elk example:dvin 8-bit sdr need set it to 1	R/W	0x0
	dvin_lat_clk_sel	[0]	0:dvin_lat_clk from PA 1:dvin_lat_clk from txpll example: dvin 16-bit ddr mode set it to 1	R/W	0x0
0x08	tx_pll_clk_en1	[4]	1:HDMI tx pll calibration clock enable	R/W	0x0
006	tx_audio_clk_en	[4]	1:TX audio clock enable	R/W	0x0
0x06	tx_clk_en	[0]	1:TX pixel and tmds clock enable	R/W	0x0
0x0a	tx_pll_cal_sw_rstb	[4]	TX pll calibration reset 0:reset	R/W	0x0
UXUa	spdif_cdr_sw_rstb	[1]	spdif cdr logic reset 0:reset	R/W	0x0
OLOI.	audio_sw_rstb	[4]	0:TX audio reset	R/W	0x0
0x0b	video_sw_rstb 🗼	\sim [0]	0:TX video reset	R/W	0x0
0x12	ddc_disable	[0]	set to 1 disable HDMI DDC	R/W	0x1

DVIN			2'77	100	
BASE A	Address: 0x1200)		
Offset	Register name	BIT	Description	Type	Default value
		1	Digital Video Input Sync information format		(5)
			00: Sync information include HS, VS;		11>
0x00	dvin_sync_fmt	[32]	01: Sync information include HS, VS, DE;	R/W	0x1
			10: Sync information include VS, DE;	191	
			11: Embedded sync (such as 656,1120).		
0x01	dvin_data_swap	[7]	digital video input data MSB/LSB swap	R/W	0x0
UXU1	uviii_uata_swap	[7]	D[023]->D[230]	IX/ VV	0.0
		深	Internal Use		13E



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Version/Revision: B/0

DVIN					
BASE.	Address: 0x1200				
Offset	Register name	BIT	Description	Type	Default value
			24 bit digital in pin map		
			000:		
			dvin y/g mapping to din[158]		
		10	dvin u/b mapping to din[70]		
	Ω	ST	dvin v/r mapping to din[2316]		
			001:		
	1120		dvin y/g mapping to din[158]		
	Cilli		dvin u/b mapping to din[2316]		
	105	~	dvin v/r mapping to din[70]		
12	المار		010:		
Nic.	/		dvin y/g mapping to din[2316]		
	1 50 T		dvin u/b mapping to din[158]		
	dvin_data_sel	[64]	dvin v/r mapping to din[70]	R/W	0x0
		4	011;		
124	///		dvin y/g mapping to din[2316]		
	LO.	170	dvin u/b mapping to din[70]		
1"	1110		dvin v/r mapping to din[158]		
			100		
			dvin y/g mapping to din[70]	-3	
			dvin u/b mapping to din[158]	(0)	
		N/	dvin v/r mapping to din[2316]		
	l l		dvin v/r mapping to din[2316] 101		
			dvin y/g mapping to din[7.,0]		
			dvin u/b mapping to din[2316]	118	どレ
			dvin v/r mapping to din[158]		

MacroS1



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Offset	Register name	BIT	Description	Type	Default value
National Property of the Control of	dvin_data_sel	[6.4]	16 bit digital in pin map 000: dvin y mapping to din[158] dvin uv mapping to din[70] 001: dvin y mapping to din[70] dvin uv mapping to din[158] 010: dvin y mapping to din[158] 011: dvin y mapping to din[158] dvin uv mapping to din[158] dvin uv mapping to din[2316] dvin y mapping to din[2316] 100: dvin y mapping to din[70] 101: dvin y mapping to din[70]	R/W	Ox0
	dvin_data_sel	[64]	dvin uv mapping to din[2316] 8 bit digital in pin map 000: dvin yuv mapping to din[2316] 001: dvin yuv mapping to din[158] 010: dvin yuv mapping to din[70]	R/W	0x0
	dvin_data_sync_swap	[3]	digital video input sync and data swap 1:d[023],hysnc,vsync,de->de,vsync,hysnc, d[023]	R/W	0x0
		宗	Internal Use	3F.	13月



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

BASE	Address: 0x1200				
Offset	Register name	BIT	Description	Type	Default value
Na Tar	dvin_sync_swap	[20]	DEIN mapping to DE HSIN mapping to HSYNC VSIN mapping to VSYNC 001: DEIN mapping to DE HSIN mapping to DE HSIN mapping to VSYNC VSIN mapping to HSYNC 010: DEIN mapping to HSYNC HSIN mapping to DE VSIN mapping to VSYNC 011: DEIN mapping to HSYNC HSIN mapping to VSYNC VSIN mapping to VSYNC VSIN mapping to VSYNC VSIN mapping to DE 100: DEIN mapping to HSYNC VSIN mapping to HSYNC VSIN mapping to DE 101: DEIN mapping to VSYNC HSIN mapping to DE 101: DEIN mapping to HSYNC VSIN mapping to HSYNC	R/W	0x0
	dvin_embedded_sync	[7]	SAV/EAV data cut in embedded sync input	R/W	0x0
	dvin_2xembedded_mode	[6]	digital video input in embedded,EAV and SAV double	R/W	0x0
	dvin_embedded_mode	[5]	digital video input in embedded EAV and SAV	R/W	0x0
0x02	dvin_ddr_edge_inv	[4]	First pixel in DDR video mode fetched by clock falling edge or rising edge 0: by clock rising edge 1: by clock falling edge	R/W	0x0
	dvin_ddr_mode	[3]	Digital video input in DDR mode 0: SDR mode video 1: DDR mode video	R/W	0x0
			2023	J	



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Version/Revision: B/0

DVIN BASE Address: 0x1200 Offset **Description** Register name **BIT Type Default value** Digital video input mode for bus width 000: 24-bit 444 mode 001:16-bit yuv 422 mode 010: 20-bit yuv 422 mode [2..0] 011: 24-bit yuv 422 mode dvin_mode_sel R/W 0x0100: 8-bit yuv 422 mode 101: 10-bit yuv 422 mode 110: 12-bit yuv 422 mode 111: 8-bit yuv 422 mode DVIN DE input polarity flip [2] R/W 0x0dvin_dein_flip 0x06 [1] DVIN VSYNC input polarity flip R/W 0x0DVIN HSYNC input polarity flip R/W 0x0[0] DVIN H/V detected information selection. 0x0; Horizontal total detection counted by pixel clock 001: Vertical total detection counted by [6..4]R/W dvin_hvdet_se pixel clock 0x07 010: Horizontal active pixel number 011: Horizontal active start position 100: Vertical active start position dvin hvdet clr ūή DVIN H/V detection status clear R/W 0x00x0DVIN H/V detection enable, active high R/W dvin_hvdet_en [0] 0x08 dvin_hvdet_rd0 [7..0]dvin_rd_hvdet_status[7.:0] R/W 0x09 [7..0]dvin_rd_hvdet_status[15..8] R/W / dvin_hvdet_rd1 dvin_hvdet_rd2 dvin_rd_hvdet_status[23..16] R/W 0x0A[7..0]DVIN output field polariity flip [6] R/W 0x0dvin_fldout_flip dvin_vsout_flip [5] DVIN output VS polarity flip, active high. R/W0x0DVIN output HS polarity flip, active high dvin_hsout_flip [4] 7 R/W 0x00x0BDVIN input timing is progressive. R/W 0: interlace input [2] 0x0dvin_prgs_in 1: progressive DVIN horizontal total pixel number[7..0] R/W 0x0Cdvin_htotal_1 [7..0]0x5aDVIN horizontal total pixel number[12..8] 0x0Ddvin_htotal_h [4..0]R/W 0x3 DVIN vertical total line number[7..0] 0x0Edvin_vtotal_1 [7..0] R/W 0xd0x0F dvin_vtotal_h DVIN vertical total line number[11..8] R/W 0x2[3..0]R/W 0x10 dvin_pxl_shift_1 [7..0] dvin_pixel_shift[7:0] 0x00x11dvin_pxl_shift_h dvin_pixel_shift[12:8] R/W 0x0[4..0]0x12 dvin_line_shift_1 [7..0]dvin_line_shift[7..0] R/W 0x00x13 dvin_line_shift[11..8] 0x0dvin_line_shift_l [3..0]R/W 0x14 dvin_hsw_1 [7..0] $dvin_hs_width[7..0]$ R/W 0x40



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

DVIN					
BASE A	Address: 0x1200				
Offset	Register name	BIT	Description	Type	Default value
0x15	dvin_hsw_h	[30]	dvin_hs_width[118]	R/W	0x0
0x16	dvin_vsw_l	[70]	dvin_vs_width[70]	R/W	0x6
0x17	dvin_vsw_h	[30]	dvin_vs_width[118]	R/W	0x0
0x18	dvin_hde_st_l	[70]	dvin_hde_st[70]	R/W	0x7c
0x19	dvin_hde_st_h	[40]	dvin_hde_st[128]	R/W	0x0
0x1A	dvin_hde_sp_1	[70]	dvin_hde_sp[7.0]	R/W	0x4c
0x1B	dvin_hde_sp_h	[40]	dvin_hde_sp[128]	R/W	0x3
0x1C	dvin_vde_ost_l	[70]	dvin_vde_odd_st[70]	R/W	0x2a
0x1D	dvin_vde_ost_h	[30]	dvin_vde_odd_st[118]	R/W	0x0
0x1E	dvin_vde_osp_l	[70]	dvin_vde_odd_sp[70]	R/W	0xa
0x1F	dvin_vde_osp_h	[30]	dvin_vde_odd_sp[118]	R/W	0x2
0x20	dvin_vde_est_l	[70]	dvin_vde_even_st[70]	R/W	0x2a
0x21	dvin_vde_est_h	[30]	dvin_vde_even_st[118]	R/W	0x0
0x22	dvin_vde_esp_l	[70]	dvin_vde_even_sp[70]	R/W	0xa
0x23	dvin_vde_esp_h	[30]	dvin_vde_even_sp[11.,8]	R/W	0x2
0x24	dvin_uv_swap	[1]	dvin U/V index swap	R/W	0x0
0X24	dvin_yc_swap	[0]	dvin Y/C index swap	R/W	0x0
			DVIN trigger enable for timing registers.		
0x37	dvin_rd_trig	[0]	in RO: it is the status of write	WO/	/
0.37	dviii_id_dig	(o)	1: means write done	RO	/
			0: means write not finished		
0x62	dvin_bt1004_mode	[0]	16-bit BTA1004 enalbe, active high	R/W	0x0
0x63	dvin_12b444	[0]	12 bit RGB/YUV444 ddr mode	R/W	0x0
0.003	UVIII_120444	را	enable,active high	IC/VV	UAU
0x64	dvin_yuv422_uvflip	[1]	YUV422 digital input YC flip enable 1:enable	R/W	0x0
0x65	de_only_mode	[0]	digital input DE only mode enable	R/W	0x0

CSC			247	010	
BASE A	Address: 0x80		711.01	O,	,
Offse	Register name	BIT	Description	Тур	Default
t	Register name	DII	Description	e	value
	dst_csc	[3.2]	output color space for color space conversion 01: YUV444 10: YUV422	R/W	30x0
0x00	src_csc	[10]	input color space for color space conversion: 00 : RGB 01: YUV444 10: YUV422	R/W	0x0



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Version/Revision: B/0

R/W

0x1

0x0

CSC BASE Address: 0x80 Offse **Default Typ** BIT Register name **Description** t value e YCbCr 709 color space select in YCbCr to RGB color space conversion csc_yuv2rgb_hd_sel [5] R/W 0x00:601 1:709 range select in YCbCr to RGB color space conversion [4] R/W 0x01: RGB output is 0-255 for 8 bit 0: RGB output is 16-235 for 8 bit 0x01YCbCr 709 color space select in RGB to YCbCr color space conversion [1] R/W 0x0csc rgb2yuv hd 0: 601 1:709 range select in RGB to YCbCr color space sc_rgb2yuv_range_pr conversion R/W 0x01: RGB input is 0-255 for 8 bit ess sel 0: RGB output is 16-235 for 8 bit U and V filter bypass in 444to422 conversion. csc_yuv444to422_filte [5] R/W 0x11: filter bypass r 0: filter enable U and V swap in 422to444 or 444to422 csc_yuv444to422_uv_ conversion. [4] R/W 0: UVUV; flip 0x021: VUVU U and V filter bypass in 422to444 conversion. csc_yuv422to444_filt_

					$\mathcal{O}_{\mathcal{I}}$	-
PA				0'0		
BASE A	Address: 0x1280			0,2		
Offset	Register name	BIT	Description	7,0	Type	Default value
0x01	pa_s	[2]	1:clock invert		R/W	0x00

U and V swap in 422to 444 conversion.

1: filter bypass

0: filter enable

0: UVUV

[1]

[0]

bypass

csc_yuv422to444_uv_

flip



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

		phase control bits :	
na c	[10]	01:1ns	
pa_s	[10]	10:2ns	
		11:3ns	
		20,	

tx_bias_pd [5] TX bias current power down 0: normal work 1: power down TX DIV5 reset 1: normal work Clock channel driver power down 1: normal work P2S power down 1: normal work P2S power down 1: normal work TX data drive enhance 1: enable CH2 pre-emphasis pre-driver enable 1: enable CH2 pre-emphasis pre-driver enable 0: disable 1: enable CH3 pre-emphasis pre-driver enable 0: disable 1: enable CH4 pre-emphasis pre-driver enable 0: disable 1: enable CH6 pre-emphasis pre-driver enable 0: disable 1: enable CH7 pre-emphasis pre-driver enable 0: disable 1: enable CH9 pre-driver control 100: 3Gbps		ce ,		I TX	HDMI
tx_bias_pd [5] TX bias_current power down 0: normal_work Power down tx_div5_rstb [4] TX DIV5 reset 0: reset PS power down tclk_p2s_pwdz [3] P2S power down 0: power down 0: power down 1: normal work tclk_drv_dwdz [2] Clock channel driver powen down 0: power down 1: normal work data_p2s_pwdz [1] P2S power down 1: normal work tx_idrv_6m_en [4] TX data drive enhance 1: enable PSP power down 1: normal work tx_idrv_fom_en [4] TX data drive enhance 1: enable PSP power down 1: normal work CH2 pre-emphasis pre-driver enable PSP pre-empha		200	1	Address: 0x0900	BASE
1	p Default value	Description Tyl e	BIT	Register name	
1	V 0x1	0: normal work R/V	[5]	tx_bîas_pd	
0x20 tclk_p2s_pwdz [3] 0: power down R/V tclk_drv_dwdz [2] Clock channel driver power down 1: normal work	V Ox1	0: reset	[4]	tx_div5_rstb	Ma
tclk_drv_dwdz [2] 0: power down 1: normal work P2S power down 0: power down 1: normal work tx_idrv_6m_en [4] TX data drive enhance 1: enable CH2 pre-emphasis pre-driver enable 0: disable 1: enable CH1 pre-emphasis pre-driver enable 0: disable 1: enable CH0 pre-emphasis pre-driver enable 0: disable 1: enable	V Ox0	0: power down R/V	[3]	tclk_p2s_pwdz	0x20
data_p2s_pwdz [1] 0: power down 1: normal work tx_idrv_6m_en [4] TX data drive enhance 1: enable CH2 pre-emphasis pre-driver enable 1: enable 0x23 rg_post_pre2_en [2] 0: disable 1: enable CH1 pre-emphasis pre-driver enable 0: disable 1: enable CH0 pre-emphasis pre-driver enable 0: disable 1: enable CH0 pre-emphasis pre-driver enable 0: disable 1: enable CH1 pre-driver control 1: enable CH1 pre-driver control 1: enable CH1 pre-driver control 1: enable	V Ox0	0: power down R/V	[2]	tclk_drv_dwdz	-1*
tx_idrv_6m_en [4] 1:enable CH2 pre-emphasis pre-driver enable rg_post_pre2_en [2] 0: disable 1: enable CH1 pre-emphasis pre-driver enable rg_post_pre1_en [1] 0: disable 1: enable CH0 pre-emphasis pre-driver enable rg_post_pre0_en [0] 0: disable 1: enable CH1 pre-emphasis pre-driver enable CH2 pre-emphasis pre-driver enable CH3 pre-emphasis pre-driver enable 1: enable CH4 pre-driver control 100: 3Gbps	0x0	0: power down 1: normal work		data_p2s_pwdz	
rg_post_pre2_en [2] 0: disable 1: enable CH1 pre-emphasis pre-driver enable rg_post_pre1_en [1] 0: disable 1: enable CH0 pre-emphasis pre-driver enable rg_post_pre0_en [0] 0: disable 1: enable CH1 pre-driver control 100: 3Gbps	V 0x0	R/V	[4]	tx_idrv_6m_en	
rg_post_pre1_en [1] 0; disable 1: enable CH0 pre-emphasis pre-driver enable R/V 1: enable R/V 1: enable R/V 1: enable R/V 1: enable R/V	V 0x0	0: disable	[2]	rg_post_pre2_en	
rg_post_pre0_en [0] 0: disable 1: enable CH1 pre-driver control 100: 3Gbps	V Ox0	0; disable R/V	[1]	rg_post_pre1_en	0x23
100: 3Gbps	V Ox0	0: disable R/V	[0]	rg_post_pre0_en	
0x24 main_pre1 [64] 010: 1.5Gbps 001: 750Mbps 000: <750Mbps	0x4	00: 3Gbps 010: 1.5Gbps 001: 750Mbps	[64]	main_pre1	0x24



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

Version/Revision: B/0

HDMI TX BASE Address: 0x0900 Offse **Typ Default** BIT Register name **Description** t value e CH0 pre-driver control 100: 3Gbps 010: 1.5Gbps R/W main_pre0 [2..0]4 0x4 001: 750Mbps 000: <750Mbps Clock channel pre-driver control [6..4]R/W 0x0main_prec CH2 pre-driver control 100: 3Gbps 0x25010: 1.5Gbps main_pre2 R/W 0x4001: 750Mbps 000: <750Mbps CH1 Driver current control 8mA+4.5mA*bit3+2mA*bit2+2mA*bit1+1mA* R/W 0x2main_po1 [7..4]bit0 CH0 Driver current control [3..0] 8mA+4.5mA*bit3+2mA*bit2+2mA*bit1+1mA* R/W 0x2main_po0 clock CH Driver current control R/W 8mA+4.5mA*bit3+2mA*bit2+2mA*bit1+1mA* 0x2main_poc [7..4]bit0 0x27CH2 Driver current control main_po2 [3..0]8mA+4.5mA*bit3+2mA*bit2+2mA*bit1+ R/W 1mA*bit0 CH1 pre-emphasis driver current control 2mA*bit3+1mA*bit2+0.5mA*bit1+ [7..4]Ř/W 0x0post_po1 0.25mA*bit0 0x28 CH0 pre-emphasis driver current control 2mA*bit3+1mA*bit2+0.5mA*bit1+ [3..0] R/W 0x0post_po0 0.25mA*bit0 CH2 pre-emphasis driver current control 2mA*bit3+1mA*bit2+0.5mA*bit1+ 0x29 [3..0]R/W post_po2 0x00.25mA*bit0 TXPLL prediv2 enable 0:disable R/W [6] 0x0txpll_prediv2_en 1:enable 0x2ATXPLL after fbdiv2 enable txpll_afte_fbdiv2_e R/W [2] 0:disable 0x0n 1:enable



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

HDMI Controller									
BASE Address: 0x0500									
Offset	Register name	BIT	Description	Type	Default value				
0x02	hpd_status	[0]	HPD detect, active high	RO	0x0				
0x03	dvi_en	[0]	DVI mode enable 1:DVI mode 0:HDMI mode	R/W	0x0				
0x06	soft_rst_clk_pll	[2]	tmds clock domain soft reset, active high	R/W	0x0				
0.07.0	soft_rst_aud_clk audio_mute	[2]	audio clock soft reset, active high audio mute 1:mute 0:normal work	R/W R/W	0x0 0x1				
0x07	video_mute	[1]	video mute 1:mute 0:normal work	R/W	0x1				
15 th	color_space	[76]	00:RGB 01:YUV422 10:YUV444	R/W	0x0				
0x08	num_rept 1115	[54]	00:no repeater 01:2x repeat 10:3x repeat 11:4xrepeat	R/W	0x0				

HDMI TX Audio		7)	350				
BASE Address: 0x0530							
Offset	Register name	BIT	Description	Type	Default value		
0x0	cfg_iis_spdif	[0]	audio data selection 0:I2S 1:SPDIF	R/W	0x0		
0x1	audio_enable	[7]	when audio is ready, write this register, and the HW will calculate the values of N/CTS.	R/W	0x0		
	sample_32k	[6]	when audio sample rate is 32 KHz, set this register to1	R/W	0x0		
	sample_441k	[5]	when audio sample rate is 44.1 KHz, set this register to 1	R/W	0x0		
	sample_882k	[4]-	when audio sample rate is 88.2 KHz, set this register to1	R/W	0x0		
	sample_176k	[3]	when audio sample rate is 176.4 KHz, set this register to1	R/W	0x0		
	sample_48k	[2]	when audio sample rate is 48 KHz, set this register to1	R/W	0x1		
	sample_96k	[1]	when audio sample rate is 96 KHz, set this register to1	R/W	0x0		



Register Map

Document level: Confidence Document No.: HJ-BMJL-PD-037

HDMI 7	HDMI TX Audio						
BASE Address: 0x0530							
Offset	Register name	BIT	Description	Type	Default value		
	sample_192k	[0]	when audio sample rate is 192 KHz, set this register to1	R/W	0x0		
0x2	audio_ch_en	[30]	when audio is I2S, the registers are used to set the channel number: When I2S is 2-channel, it is set to 4'b0001 When I2S is 8-channel, it is set to 4'b1111	R/W	0x1		
	audio_length	[54]	I2S data length 01:16-bit otherwise:24-bit	R/W	0x0		
0x5	i2s_data_inv	[3]	12S data invert	R/W	0x0		
UXS	i2s_lrclk_inv	[2]	I2S lrclk invert	R/W	0x0		
, N	i2s_mode	[10]	00:left justified,0T delay 01:right mode 10:left justified,1T delay	R/W	0x2		
Internal 2023/F03/F13/F1							