

# Digital Circuit and System Lab05 Pattern

20240418

TA: 王俊傑 Chun-Chieh(Luka), Wang
Institute of Electronics,
National Yang Ming Chiao Tung University



# **System Verilog**

- SystemVerilog is widely used in design and verification
- SystemVerilog uses the logic type as a general-purpose variable
  - ❖ logic w; // can be used in both assignment and procedure
  - ❖ logic in SystemVerilog = reg & wire in Verilog
- Almost all syntax of Verilog can be used in SystemVerilog.

#### Lab - Pattern

- In this lab, you need to write a pattern to verify the design we write, identify if there is any error.
- The only file you need to write is **pattern.sv** in 00\_TESTBED folder.
- $\bullet$  lab05.sv and lab05\_X.sv (X = 1~5) are designs. lab05.sv is the correct design, while lab05\_X.sv is the design with the SPEC-x error.
- ❖ You are not allowed to modify lab05.sv and lab05\_X.sv.
- ❖ You are not allowed to modify PATNUM = 100 in pattern.sv.
- ❖ You can refer to the pattern of HW2.

### Lab - Pattern

# Input and output signals:

Signal	I/O	Bit Width	Description
clk	- 1	1	Clock signal (Posedge design)
rst_n	I	1	Reset signal for active high asynchronous
in_number	I	4	Range (-8,7), pattern will give 4 numbers continuously
mode	I	1	Corresponding to four operation modes.
in_valid	I	1	Set high when giving in_number
out_result	0	7	Output data port
out_valid	0	1	Valid output signal (High for 1 cycle)



#### Lab - Pattern

- \* mode:
  - ❖ First, the four input values (in\_1 to in\_4) need to be sorted in ascending order. Assuming after sorting, sort\_1 is the smallest, and sort\_4 is the largest.


mode	Description
0	out_result = sort_1 + sort_2
1	out_result = sort_2 - sort_1
2	out_result = sort_4 - sort_3
3	out_result = sort_1 - sort_4

#### **SPEC**

- ❖ Spec1 : All output signals should be reset after the reset signal is asserted.
- Spec2: The out\_valid must be high for exact 1 cycles during output.
- Spec3: The out\_valid cannot overlap with in\_valid at any time.
- ❖ Spec4: The execution latency is limited in 100 cycles. The latency is the clock cycles between the falling edge of the in\_valid and the rising edge of the out\_valid.
- ❖ Spec5: The out\_result should correct when out\_valid is high.




- **❖** SPEC1 error
  - ❖ All output signals should be reset after the reset signal is asserted.



SPEC1! Reset




- **❖** SPEC2 error
  - ❖ The out\_valid must be high for exact 1 cycles during output



SPEC2! Output should be zero after check




- SPEC3 error
  - ❖ The out\_valid cannot overlap with in\_valid at any time.



SPEC3! Outvalid should be zero before give data finish




- SPEC4 error
  - The execution latency is limited in 100 cycles. The latency is the clock cycles between the falling edge of the in\_valid and the rising edge of the out\_valid.



```
SPEC4!
The execution latency are over 100 cycles
```




- SPEC5 error
  - ❖ The out\_result should be correct when out\_valid is high.
  - golden means the proper answer.



SPEC5!
YOUR: 6
GOLDEN: 3



- PASS
  - ❖ All the output\_result should be correct and you can't violate any SPEC



Congratulations! You have passed all patterns! time: 1001500 ns



- ./07\_check\_pattern
  - Run the 6 commands.

```
14:43 DCS150@ee24[~/Lab05/01_RTL]$ ./07_check_pattern
*************

* Please make sure you include the encrypted design in your
TESTBED.v *

**********

--- CORRECT DESING check Pass ---
--- SPEC 1 check Fail ---
```

#### **Score**

Finish this Lab:

**❖**Today: 100 points

❖ On Friday: 100 points

❖ On Saturday: 80 points

♦ On Sunday: 60 points

❖ On Monday: 40 points

❖ On Tuseday: 20 points

❖ After Monday: 0 points



#### **Command List**

- Extract files from TA's directory (home directory): (It will be valid at 16:30 p.m.)
  - tar -xvf ~DCSTA01/Lab05.tar
- Verilog RTL simulation (01\_RTL/):
  - **❖** ./01\_run\_spec1 : run for check spec1(should display SPEC1 Fail)
  - **❖** ./01\_run\_spec2 : run for check spec2(should display SPEC2 Fail)
  - **❖** ./01\_run\_spec3 : run for check spec3(should display SPEC3 Fail)
  - **❖** ./01\_run\_spec4 : run for check spec3(should display SPEC4 Fail)
  - **❖** ./01\_run\_spec5 : run for check spec4(should display SPEC5 Fail)
  - **❖** ./01\_run : run for right design(should display Congratulation)
  - **❖** ./07\_check\_pattern : run the 6 commands above continuously.
- Observe waveform to debug
  - \* nWave &
  - find \*.fsdb
  - ❖ shift + L for reload fsdb file

#### **Command List**

- Submit your Lab:
  - cd 09\_SUBMIT
  - **❖** ./00\_tar 10
    - > 10 means the cycle time in this design. Don't modify in this Lab.
  - **❖** ./01\_submit
  - **❖** ./02\_check