Lab1 Report

110011149 練韋辰

• Outline:

Purpose of Lab1 is let us to familiar with HLS design flow.

By Vitis_HLS, turn C++ code to RTL ip. And then import ip into Vivado, to synthesize, implement and generate bitstream.


Finally, using PYNQ-Z2 to verify design on Jupyter notebook.

(This HLS test design is a 32-bits multiplier.)


• What is observed & learned:

Learn how to use HLS tool and Integrate it on Vivado.


• Screen dump:




↑ C Synthesis Performamnce & Utilization



↑ Cosimulation Performamnce



↑ C Synthesis Interface



↑ Co-simulation waveform

```
1 * 1 = 1
1 * 2 = 2
1 * 3 = 3
1 * 4 = 4
1 * 5 = 5
1 * 6 = 6
1 * 7 = 7
1 * 8 = 8
1 * 9 = 9
  _____
  2 * 1 = 2
2 * 2 = 4
2 * 3 = 6
2 * 4 = 8
  2 * 4 = 8
2 * 5 = 10
2 * 6 = 12
2 * 7 = 14
2 * 8 = 16
2 * 9 = 18
 2 * 9 = 18

3 * 1 = 3

3 * 2 = 6

3 * 3 = 9

3 * 4 = 12

3 * 5 = 15

3 * 6 = 18

3 * 7 = 21

3 * 8 = 24

3 * 9 = 27
5 * 1 = 5

5 * 2 = 10

5 * 3 = 15

5 * 4 = 20

5 * 5 = 25

5 * 6 = 30

5 * 7 = 35

5 * 8 = 40

5 * 9 = 45
  6 * 1 = 6
6 * 2 = 12
 6 * 2 = 12
6 * 3 = 18
6 * 4 = 24
6 * 5 = 30
6 * 6 = 36
6 * 7 = 42
6 * 8 = 48
6 * 9 = 54
 7 * 1 = 7
7 * 2 = 14
7 * 3 = 21
7 * 4 = 28
7 * 5 = 35
7 * 6 = 42
7 * 7 = 49
7 * 8 = 56
7 * 9 = 63
 -----
  9 * 1 = 9
9 * 2 = 18
9 * 3 = 27
9 * 4 = 36
9 * 5 = 45
9 * 6 = 54
9 * 7 = 63
9 * 8 = 72
9 * 9 = 81
  Exit process
```