

	CSSE-S		
	Computer Archi		That 24 Feb - 2021
-	D. 10		
	Recommended 800	6	
	· computer organiz	otions Line	I kat in a
	william stallings	(in* Edition	runchuse by
-	seements stabilitys	(10 Canas)	
-	Course Outline :-	(Past T)	
-	* Overview - Organ	and the contract of the contract of	Stechne
-	Evolu	23	2000
	+ Computer System,	- Interconnection	on structures of our interiore
			T Cache Money Point to to
-		10	Linternal interconces
4			memory
			-
* 4	CPU - Computer As	thematics	
•	- Instruction		
•	- Addressing		
	Instruction 1		
P	art T :	y cray	
	Instruction level	Para III	7 10
-	Micro - oberation	1 Challetism	
	Parallel Processing		parenge kyur k
*	Tumua processing		Juje adwards hai
	0		


computer Architecture. process Memory (Not necessary) interconnection metall (gards) Memory is required It is special type of computer that require memory I womally numery is not compulsory in computer. Interconnection Structure:
ku thi thation ko join kine k lye harda technique are kien Computer Organization: Memory CU AL U-

Analysis se shure hogi tou by Requirement Programer cheezen effect ker wo computer, architecture hai-Scomputer architecture nhi broage to the hardware / design ki traf nhi jana - jo sari cheezen programmer to visible hon wo computer architecture hai · problem polution Computer Architecture: computer Organifation - It refler to those attributes - It refers to the of a system which are operational units & their visible to the programmer interconnections that realize the architectural - Those attributes which specifications. have a direct impact -The organizational on the logical execution attributes are those of the program hardware features or details that are transparent For example + to the programmer Instruction set number of For example: bits used to regresent b control signal, Interface various data types, I/O between the computer of the mechanism etc. peripherals, the memory technology use data

- It is an organizational Is architectural issue whether a multiply issue whether a computer operation is performed by a will have a multiply special multiply writ or instruction or not by repeatative use of -An architecture may adder arcuit. survive for long - An organization may change more frequently - Et pe chalne wala program dusse pe chal rha tou architecture same hai warna different hai Sup Flog + (Latch) - NAND' / NOR gates - semi - conductor Memory It is made up of gates. In magsoos Clock rates Instruction second - Clock ki kitni cycles guzrengi - signals ko valid tasawur krne k lye kitna time change








TAS provides Heribility to programmers warna sigid programs bante hain Date. operands to identify karna comes in addressing Inmediate Addressing mode a) direct addressing mode in) register addressing mode etc Instruction ko btana hota hai k result ko kahan store karna hai (result) System start karte hi pc btata hai PC shuru se shure hota hai after reset. O memory location se shure hot hai program execution. Yeh O menory ROM hai hoti hai 32 bit system mai 4GB RAM jab lagate the tou 3.8 kuch show hoti hai Har ex instruction ka alag address hoga memory mai, 32 bit system mai 232 se ziada menory nahi Iga salte. 32 bit mein 8 GB bhi lga den to 3.8 hi accessible hogi jo thori bht hemaining hai jese 3.8 hai 32 bit mai

248 256 CB minory can be atlasted 22 - 4 613 20 x 20 x 2 Date tou wo dusti memory to assign hojate has ROM kyun address mojood whi hota massed memory ROM kyun address mein data 64 ka hota hai mage address 48 ki hoti hai. Von Neumann flow: M. # Reg PC mai abhi O hai, PC ka size hai Qbit PC se MAR mai jayega wahan se main mempy mai control signals bataenge k yahan send Karri hai memory read/write control circutter batate hai Read KO K MBR men jayega en memory (1) jab system shuru hota hal wko instruction word snipha jata hai Instruction word ki pehli instruction ko opcode IR man or address MAR mai chala jayega Pehl wali memory over write hojayegi IBR mai jalyegi jb the instruction word ki phhli instruction execution complete nan kark IBR se dussi instruction 2 hisse mein divide he k 8 bit ka opcode or 12 bit ka address TR decodes instruction control circuity interpret the opcode and executes the instruction by sending moved appropriate control signals to cause data to or an operation to be performed by All moved !


Date All computers of today have Von-Neumann TAS Architectures hitchise which means the following by concepts late and instructions are stored in a lingle The contents of this memory are addressable by stad write memory location without regard to the type of data contain DExecution occurs in a sequential fashion (until explicitly modified) from one instruction to the noct An IAS architecture includes; 1) A main memory which stores both datas instruction in the same form No separate area were reserved for the two This resulted in many advantages one of being that the machine could me dify it just as it did for the data. An arithematic & logic unit (ALV) capable of operating on binary data. y A control unit (CV), which interprets the instructions in memory and causes them to be executed - Input & output equipments operated by control units & recording medium




Interconnection structures:

The purpose is to collect different components of computer annot be connected without hardware network of sub-writs yeter system 4) Communication is the contact between two computer components, the nears of communication is not specific 5) Our computer is divided into 3 modules. > 1) I/O modules I/O is slow. It can't be connected to processors directly. I/O ports are used to connect them to grocerals I/O parts are used to provide buffer area ) a) Processors (can be more than 1) processor's performance is more than I/O & memory modules. 7 iii ) Memory storage device / location Shot on Y11 be equal in size Vivo Al camera location should be unique 2021.03.24 13:23


Buffer - something b/w two things that facilitates both of them Temporary memori to cache of purpose is same as buffer registers 17 Date PROCESSORS Memory I/O modules suffer cache register / tatch are terms that are used for intermediate memory that is being used The type memory on nature of communication The type of data that is being transferred 111) Memory ·) location address should be unique because we need to tell the system even if we are sending a lingle bit that where we want to write the data. ) we a need address of location, Two want to perform operation is read and write .) Memory should have lines that helps in reading/ writing of data on the said address Shot on Y11 Vivo Al camera 2021.03.24 13:23




Date:
Bus Interconnection of Multiple Bus
Interconnection:
& Bus is a communication & m mechanism / device
.) It is shared between whoever want to use it
for travelling
Swait if overloaded
·) Bus is a shared transmission medium that
is used to connect different devices.
o ased to connect different devices.  The postile shared transmission of bus is sometimes considered as a problem b/c it may be occupied.
sometimes considered as a problem Wir it may
be occupied.
.) Ek bus se ek communicate ksegi bagi sh listen touras
• Ek bus se ek communicate ksegi bagi sh listen keunge.
man occupied.
mucro processor Memory T/O
It should be able to the the
It should be able to transfer address/ 1/0 operation and I/O data
- Drawer - Company - Compa
to them or not.
to them or not. I the address is related .
to them or not.  Ne use multiple buses for interconnection
is two components are commencion so
they two are not so we use aling and
of two components are communicating and other two are not so we use a bus for them
so and




Date:
Functional dedication i e jo function set kia wa hai srf vahi perform hoga.
Another is multiplen.  Method of Arbitration:  Arbitation: The of Self Ver of the self.
who will transfer first.
Centralized: single Hardware device is bus controller, Master  Distributed: Each Module contain access control  logic.  Data Transfer Type:
3) Simple Read   write operation
Advance Data Transfer Type:-  w) Read - Modify-Write  w) Read - After Write  w) Block Transfer
1) Here we are using bus as active component





emputer: Network of processors, memories, 1/0 modules system Gacketized Data Transfer: Introduced in 2002/2003 - 1st point to point interconnection Jetwork: Connected components computer, i) Establishing · communication b/w Network components OSI Model .. \* Taking communication b/w two devices as task \* This task is books divided into small boxes. Postal Mail Network. \* Weite letter on paper. Then put it into an envelope \* Put address on evivolope \* K also put ticket





haw data Package 1-AW additional information of address with saw data \* Data is encapsulated point to Point Interconnection .-\* Compared to the shared bus, the Point to point into connection has lower latency & higher data sate Quick Path Interconnect (QPI) = Gregorians di cores ko apas mai connect kina e use 2008 - point to point structure - ultra path (UPI) \*BPI k baad UPI aya tha. PCI - interconnection of I/o devices. Multi direct connection. Multiple components have direct connection to other components No need for - arbitation (ay ered Pactocal Architecture: (Emplanation) QPI processos level interconnect use a layered protocol architecture, rather than use of simple control signals layers were: protocol set of rules for exchanging packets of data between devices Routing: Directing the packets through the fabric link: Unit of transfer in 80 bits flit (flow control unit)

















Date Parformance.
parformance.
parformance (travel time) \* Access time can measure performance \* Access time of internal and is defined differently \* Enternal is accessed in the form of blocks RAM system > Main memory, cache, Register Non RAM - secondary, backup Non RAM :-Access time is only the time of reaching to the location. It cannot fetch data RAM : Access time includes fetching data \* data the pohanchna or wapis le k ana. 2nd Parametel: cycle time , use can also measure performance aycle time. ) + transcart cycle time = access time (+ \* jska byeh time km hoga wski performance achi

