

# Chapter 4 - part I

Datapath and Control Single-cycle

Tien-Fu Chen

Dept. of Computer Science National Chiao Tung Univ.


Material source: COD RISC-V slides

### Chap 4 overview

- CPU performance factors
  - Instruction count: Determined by ISA and compiler
  - CPI and Cycle time: Determined by CPU hardware
- We will examine two RISC-V implementations
  - Chap 4-part1: A simplified RISC-V
    - Datapath & control
  - Chap 4-part2: A more realistic pipelined version
    - Datapath & control
  - Chap 4-part3: Advanced pipelined design
- Simple subset, shows most aspects
  - Memory reference: I d, sd
  - Arithmetic/logical: add, sub, and, or
  - Control transfer: beq

# Recap Logic Design Basics


- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Store information



#### **Combinational Elements**


AND-gate

$$Y = A \& B$$




Multiplexer

$$Y = S ? I_1 : I_0$$




Adder

$$Y = A + B$$




Arithmetic/Logic Unit

$$Y = F(A, B)$$




# **Clocking Methodology**


- Combinational logic transforms data during clock cycles
  - Between clock edges
  - Input from state elements, output to state element
  - Longest delay determines clock period



# **Sequential Elements**


- Register: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes from 0 to 1





# **Sequential Elements**


- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later




# Let us start a simple RISC-V datapath

# **Basic components for Datapath**


#### Instruction Fetch




#### datapath for R-type instructions



# Memory and sign extension




a. Data memory unit





b. Immediate generation unit


#### **Instruction Fetch**





# A Quick building up??












# R-type: add instruction


□ add x9,x20,x21

funct7	rs2	rs1	funct3	rd	opcode	
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
0	21	20	0	9	51	




#### I-Format: load instruction


□ lw x14, 8(x2) imm[11:0] rs1 rd func3 opcode offset[11:0] dst base width LOAD 00000001000 00010 0000011 rs1=2 imm=+8LW rd=14 **LOAD** 



#### S-Format: store instruction





### Full Datapath for R-type instruction



#### Branch instructions –

- beq x19,x10,End
  - mem[PC]
  - if ((R[rs] R[rt]) eq 0)
    PC <- PC + sign-extend(imm13)</li>
    else
    PC <- PC + 4</li>






**Computer Organization: RISC-V** 


#### Observations between MIPS and RISC-v

#### **MIPS**



Name			Fie	lds			Comments	
Field size	6 bits	5 bits	5 bits 5 bits 5 bits 6 bits All MIPS instructions are 32					
R-format	ор	rs	rt	rd	shamt funct Arithmetic instruction form			
I-format	ор	rs	rt	add	ress/immed	liate	Transfer, branch, imm. format	
J-format	ор		ta	rget addre	SS		Jump instruction format	

#### RISC-V



Name		Flo	eld			Comments	
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	re1	funct3	rd	opcode	Arithmetic instruction format
Hype	immediate[11:0] rs1		funct3	rt !	opcode	Loads & immediate arithmatic	
S-type	immed11:51	rs2	rs1	funct3	immed 4:01	opcode	Stores
SB-type	immed 12.10:5)	rs2	r91	funct3	immed[4:1,11]	opcode	Conditional branch format
LU-type	immed	Sate(20,10:1,11	,19:12]		rat	apcade	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

Good design of instruction set architecture does matter!!

# Let us add control to simple RISC-V

#### Control

- Information comes from the 32 bits of the instruction
  - Determine control signals from 6-bit opcode field
- Selecting the operations to perform (ALU, read/write, etc.)
- Controlling the flow of data (multiplexor inputs)
  - ALUsrc
  - MemtoReg
- Enable/Disable control signals
  - Branch, MemRead, MemWrite, RegWrite
- ALU's operation based on instruction type and function code
  - ALUop


#### **ALU Control**

ALU used for

Don't confuse with add or sub instructions

- Load/Store: F = add ✓
- Branch: F = subtract
- R-type: F depends on opcode

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract



T.-F. Chen@NCTU CSIE

#### Determine ALU control

ALU control input

0000 AND

0001 OR

0010 add

0110 subtract

0111 set-on-less-than


1100 NOR


Using ALUOP to indicate instruction type

00 = Iw, sw

01 = beq

1x = arithmetic






#### **ALU Control**

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control


opcode	ALUOp	Operation	Opcode field	ALU function	ALU control
ld	00	load register	XXXXXXXXXX	add	0010
sd	00	store register	XXXXXXXXXX	add	0010
beq	01	branch on equal	XXXXXXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001

# Control function specified by truth table

Input or output	Signal name	R-format	Id	sd	beq
Inputs	I[6]	0	0	0	1
	I[5]	1	0	1	1
	I[4]	1	0	0	0
	I[3]	0	0	0	0
	I[2]	0	0	0	0
	I[1]	1	1	1	1
	I[O]	1	1	1	1
Outputs	ALUSrc	0	1	1	0
Outputs	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOpO	0	0	0	1



#### Main control



Instruction	RegDst	ALUSrc	Mem Read	Branch	ALUOp1	ALU Op0	
R-format							
lw							
sw							
beq							


#### The Main Control Unit


#### Control signals derived from instruction

Name						
(Bit position	n) 31:25	24:20	19:15	14:12	11:7	6:0
	· · · · · · · · · · · · · · · · · · ·		·		1	1
(a) R-type	funct7	rs2	rs1	funct3	rd	opcode
(b) I-type	immediate	[11:0]	rs1	funct3	rd	opcode
,				•		
(c) S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
(d) SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode


ALI	UOp			Fur	nct7 fie	eld			Fu	nct3 fi		
ALUOpi	ALUOp0	<b>I[31]</b>	<b>I[30]</b>	<b>I[29]</b>	<b>I[28]</b>	<b>I[27]</b>	<b>I[26]</b>	<b>I[25]</b>	<b>I[14]</b>	<b>I[13]</b>	<b>I[12]</b>	Operation
0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0010
Х	1	Х	Х	Х	Х	Х	X	X	Х	X	Х	0110
1	Х	0	0	0	0	0	0	0	0	0	0	0010
1	Х	0	1	0	0	0	0	0	0	0	0	0110
1	Х	0	0	0	0	0	0	0	1	1	1	0000
1	Х	0	0	0	0	0	0	0	1	1	0	0001

#### Control for ALU





Generate control logic using a truth table (can turn into gates):



Implemented by programmable logic array (PLA)

# Performance of Single-cycle Machine

- Calculate cycle time assuming negligible delays except:
  - memory (200ps), ALU and adders (100ps), register file access (100ps)

Inst. class	Inst mem	Reg read	ALU operatn	Data mem	Reg write	total
R-type						
LW						
SW						
branch						
Jump						

Cycle time

# Real encoding

J						
31	25 24 20	) 19 15	14 12	11 7	6 0	
funct7	rs2	rs1	funct3	$\operatorname{rd}$	opcode	R-type
		<u>.</u>				
0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	$\operatorname{rd}$	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	$\operatorname{rd}$	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
						•

**Reg-Reg Instruction** 

#### 32-bit R-type ALU

31	20	19	15	14	12	11	7	6	0	
imm[11:0]		rs1		func	ct3		rd	opco	ode	I-type
imm[11:0]		rs1		00	00		rd	0000	0011	LB
imm[11:0]		rs1		00	1		rd	0000	0011	LH
imm[11:0]		rs1		01	.0		rd	0000	0011	LW
imm[11:0]		rs1		10	00		rd	0000	0011	LBU
imm[11:0]		rs1		10	1		rd	0000	0011	LHU

load instruction

31	25	24 20	19 15	14 12	11 7	6 0	
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW

store instruction

T.-F. Chen@NCTU CSIE