
# Introduction to Verilog

Mark

bhbruce.cs07g@nctu.edu.tw

### Difference Between Hardware and Software

- Control synchronization
  - Combinational vs sequential
- Parallel data access
  - Parallel behavior



### Data type

```
module example1 (
    input reset n,
    input clk i,
   input set_n,
input [7:0] load,
    output reg [7:0] count
);
always @( posedge clk i ) begin
    if( !reset_n ) begin
        count \leq 0;
    end
    else if (!set n ) begin
        count <= load;
    end
    else begin
        count <= count + 1;</pre>
end
```

### Wire

- 1. "Status of the bus at the moment"
- 2. Cannot "store" over clock cycle
- 1. Cannot be left value within clock triggered always block

### Reg

- 3. Buffer along the circuit
- 4. In sequential circuit, this is often the pump of the circuit

module design ip ( addr,

wdata, write,

sel,
rdata);


#### endmodule

Signals	Waves										
Time	2	10 ns				ns 60				ns 100	
clk_i =1											
count[7:0] =3D	ж	00	01	02	3A	3B	3C	3D	3E	3F	20
load[7:0] =3A	ж				3A						20
reset_n=1											
set_n=1											


# Data type – Cont.

• parameter


```
parameter BUS WIDTH
                                                                                            = 32,
                                                                              DATA WIDTH
                                                                                            = 64,
                                                                              FIFO DEPTH
                                                                                            = 512;
                                                                  input addr;
                                                                  input wdata;
                                                                  input write;
module th:
                                                                  input sel;
                                                                  output rdata;
   // Module instantiation override
   design_ip #(BUS_WIDTH = 64, DATA_WIDTH = 128) d0 ( [port list]);
                                                                  wire [BUS WIDTH-1:0] addr;
   // Use of defparam to override
                                                                  wire [DATA WIDTH-1:0] wdata;
   defparam d0.FIFO_DEPTH = 128;
                                                                  reg [DATA WIDTH-1:0] rdata;
endmodule
                                                                  reg [7:0] fifo [FIFO DEPTH];
                                                                  // Design code goes here ...
                                                            endmodule
```



### Blocking vs Non-Blocking



Decoder and Multiplexer



## Avoiding latch in Verilog

```
always @( a, b, c, x, y, z) begin

x = a;

y = b;

z = c;

End

always @( a, b ) begin

if( a ) begin .....; end

else if ( b ) begin .....; end

else begin ....; end

end
```

- All inputs used must appear in trigger list
- Unless all conditions are listed, use default ( case ) or else ( if else statement ) to prevent unpredicted behavior

### Partial bit operation

little endian

