Reg. No.: <u>2023-EE-165(B)</u> Marks Obtained: _____

Lab Manual

Experiment No. 2

Combinational Circuits: Structural Modelling using Vivado


DSD Lab Manual Evaluation Rubrics

Assessment	Total Marks	Marks Obtained	0-30%	30-60%	70-100%
Code Organization (CLO1)	3		No Proper Indentation and descriptive naming, no code organization.	Proper Indentation or descriptive naming or code organization.	Proper Indentation and descriptive naming, code organization.
			Zero to Some understanding but not working	Mild to Complete understanding but not working	Complete understanding, and proper working
Simulation (CLO2)	5		Simulation not done or incorrect, without any understanding of waveforms	Working simulation with errors, don't cares's(x) and high impedance(z), partial understanding of waveforms	Working simulation without any errors, etc and complete understanding of waveforms


FPGA (CLO2)	2	Not	Correctly	Correctly
		implemented	Implemented	Implemented
		on FPGA and	on FPGA or	on FPGA and
		questions	questions	questions
		related to	related to	related to
		synthesis and	synthesis and	synthesis and
		implementation	implementation	implementation
		not answered.	answered.	answered.

Experiment # 02

Schematic Diagram:



Implemented Circuit:



TASK 1(A)

Truth Table of the above circuit is shown as follows:


a	b	С	c`	a+b	(a,b)`	z = (a.b) ' (a + b)	$x = c$ \oplus $(a + b)$	$y = z \cdot (a + b)$
0	0	0	1	0	1	1	1	0
0	0	1	0	0	1	1	0	0
0	1	0	1	1	1	0	0	0
0	1	1	0	1	1	0	1	0
1	0	0	1	1	1	0	0	0
1	0	1	0	1	1	0	1 1	0
1	1	0	1	1	0	1	0	1
1	1	1	0	1	0	1	1	1

(A) Truth table for output x and y

TASK 1(B)

Max combinational delay = 3.66

Min combinational delay = 2.855



TASK 1(C)

SYSTEM VERILOG CODE

```
1
       module design_file(
 2
           input a,
 3
           input b,
 4
           input c,
 5
           output x,
 6
           output y
 7
           );
 8
           assign or_out = a | b;
 9
           assign x = (\sim c) ^ or_out;
10
           assign xor_out = (~(a & b)) ^ (or_out);
11
           assign y = or_out & xor_out;
12
       endmodule
13
```