




Walt Deyzel: 21750793




Modified code counter results Count up to F




Modified code counter results. Count down from F



With an if statement looking at the state if DEC one can toggle between counting up or down.



```
If dec == 0
```



<pre> begin if rst = '1' then v <= x"0"; elsif rising_edge (ck) then if v = "1010" then v <= x"0"; else v <= v + 1; end if; end if; end if; </pre>		<p>The counter counts till ten then is set to zero as seen in the code on the left. Ten in binary is 1010.</p> <p>The code is then modified to count to F. F is 15 in decimal and 1111 in binary.</p>
<pre> begin if rst = '1' then v <= x"0"; elsif rising_edge (ck) then if v = "1111" then v <= x"0"; else v <= v + 1; end if; end if; end process; </pre>		<p>Modified code to allow counter to count to 15.</p>
<pre> begin if rst = '1' then v <= x"0"; elsif rising_edge (ck) then if v = "0000" then v <= x"F"; else v <= v - 1; end if; end if; end process; </pre>		<p>Modified code to count down from F to zero and then repeat.</p> <p>Adding a if statement allows one to toggle between using a up counter or a down counter.</p>

Counter code with changes

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  -- A counter from 0 to 10.
5  entity counter is
6      port (val : out std_logic_vector (3 downto 0);
7            dec : std_logic;
8            ck : std_logic;
9            rst : std_logic);
10 end counter;
11
12 library ieee;
13 use ieee.numeric_std.all;
14
15 architecture good of counter
16 is
17     signal v : unsigned (3 downto 0);
18 begin
19     process (ck, rst)
20     begin
21         if dec = '1' then
22             if rst = '1' then
23                 v <= x"0";
24             elsif rising_edge (ck) then
25                 if v = "0000" then
26                     v <= x"F";
27                 else
28                     v <= v - 1;
29                 end if;
30             end if;
31         elsif dec = '0' then
32             if rst = '1' then
33                 v <= x"0";
34             elsif rising_edge (ck) then
35                 if v = "1111" then
36                     v <= x"0";
37                 else
38                     v <= v + 1;
39                 end if;
40             end if;
41         end process;
42
43         val <= std_logic_vector (v);
44     end good;
45
```

Counter_sim.vhdl with code changes

```
1  -- File counter_sim.vhd
2  -- Entities of simulation environments are frequently black boxes without
3  -- ports.
4
5  library ieee;
6  use ieee.std_logic_1164.all;
7
8  entity counter_sim is
9  end entity counter_sim;
10
11 architecture sim of counter_sim is
12
13     signal clk, reset, decide :std_logic;
14     signal value : std_logic_vector(3 downto 0);
15
16 begin
17
18     -- Instantiation of the DUT
19     counter_0: entity work.counter
20     port map(
21         dec => decide,
22         ck  => clk,
23         rst => reset,
24         val => value
25     );
26
27     -- A clock generating process with a 2ns clock period. The process
28     -- being an infinite loop, the clock will never stop toggling.
29     process
30     begin
31         clk <= '0';
32         wait for 1 ns;
33         clk <= '1';
34         wait for 1 ns;
35     end process;
36
37     -- The process that handles the reset: active from beginning of
38     -- simulation until the 5th rising edge of the clock.
39     process
40     begin
41         decide <= '0';
42         reset  <= '1';
43         for i in 1 to 5 loop
44             wait until rising_edge(clk);
45         end loop;
46         reset  <= '0';
47         wait; -- Eternal wait. Stops the process forever.
48     end process;
49
50 end architecture sim;
51
```