
Computer Systems 414

12 May 2021

Walt Deyzel: 21750793

Half Adder:






Full Adder:



The entity is boxed in orange while the architecture is boxed in yellow. See code block below.

The block diagram of the full adder is on the left. The truth table is listed below. It is clear from comparing the truth table with the GTKwave output that they match.

GTKwave output examples.



Input			Output	
Α	В	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

```
entity adder is

-- `i0`, `ii`, and the carry-in `ci` are inputs of the adder.

-- `s` is the sum output, `co` is the carry-out.

port (i0, i1: in bit; ci: in bit; s: out bit; co: out bit);
end adder;

architecture rtl of adder is
begin

-- This full-adder architecture contains two concurrent assignments.

-- Compute the sum.

s <= i0 xor i1 xor ci;
-- Compute the carry.

co <= (i0 and i1) or (i0 and ci) or (i1 and ci);
end rtl;
```


Fig. 2 Truth table

https://electricalvoice.com/full-adder-truth-table-logic-diagram/

Orange -> Entity; Yellow-> Architecture

Heartbeat:





```
heartbeat.vhdl
      library ieee;
      use ieee.std logic 1164.all;
      entity heartbeat is
        port ( clk: out std_logic);
      end heartbeat;
      architecture behaviour of heartbeat is
        constant clk_period : time := 10 ns;
      begin
 11
        clk_process: process
 12
        begin
          clk <= '0';
          wait for clk_period/2;
          clk <= '1';
          wait for clk_period/2;
        end process;
      end behaviour;
 19
```

The entity is boxed in orange while the architecture is boxed in yellow.

The signal is held high for one half of the clock period and low for the other half creating a square wave.

Full Adder Test Bench

```
adder_tb.vhdl
           A testbench has no ports.
      entity adder tb is
           end adder tb;
           architecture behav of adder tb is
                                                                               Component
                 Declaration of the component that will be instantiated.
             component adder
               port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
             for adder 0: adder use entity work.adder;
             signal i0, i1, ci, s, co : bit;
             adder_0: adder port map (i0 \Rightarrow i0, i1 \Rightarrow i1, ci \Rightarrow ci, s \Rightarrow s, co \Rightarrow co);
 16
             process
               type pattern type is record
                 i0, i1, ci : bit;
                 s, co : bit;
                    The patterns to apply.
               type pattern array is array (natural range <>) of pattern type;
               constant patterns : pattern array :=
                 (('0', '0', '0', '0', '0'),
('0', '0', '1', '1', '0'),
                   ('0', '1', '0', '1', '0'),
('0', '1', '1', '0', '1'),
                   ('1', '0', '0', '1', '0'),
                   ('1', '0', '1', '0', '1'),
                   ('1', '1', '0', '0', '1'),
                   ('1', '1', '1', '1', '1'));
               for i in patterns'range loop
                 i0 <= patterns(i).i0;
                 i1 <= patterns(i).i1;</pre>
                 ci <= patterns(i).ci;</pre>
                 assert s = patterns(i).s
                   report "bad sum value" severity error;
                 assert co = patterns(i).co
                   report "bad carry out value" severity error;
               end loop:
               assert false report "end of test" severity note;
             end process;
           end behav;
```