






Half Adder:



	
If a = 0 and b=0 -> sum = 0, carry = 0	If a = 1 and b=x -> sum = x, carry = x
	
If a = 0 and b=1 -> sum = 1, carry = 0	If a = 1 and b=1 -> sum = 0, carry = 1


Full Adder:



The entity is boxed in orange while the architecture is boxed in yellow. See code block below.

The block diagram of the full adder is on the left. The truth table is listed below. It is clear from comparing the truth table with the GTKwave output that they match.

GTKwave output examples.



Input			Output	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Fig. 2 Truth table

```



1  entity adder is
2      -- 'i0', 'i1', and the carry-in 'ci' are inputs of the adder.
3      -- 's' is the sum output, 'co' is the carry-out.
4      port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
5  end adder;
6
7  architecture rtl of adder is
8  begin
9      -- This full-adder architecture contains two concurrent assignments.
10     -- Compute the sum.
11     s <= i0 xor i1 xor ci;
12     -- Compute the carry.
13     co <= (i0 and i1) or (i0 and ci) or (i1 and ci);
14 end rtl;

```

<https://electricalvoice.com/full-adder-truth-table-logic-diagram/>

Orange -> Entity; Yellow-> Architecture

Heartbeat:



```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity heartbeat is
5      port ( clk: out std_logic);
6  end heartbeat;
7
8  architecture behaviour of heartbeat is
9      constant clk_period : time := 10 ns;
10 begin
11     -- Clock process definition
12     clk_process: process
13     begin
14         clk <= '0';
15         wait for clk_period/2;
16         clk <= '1';
17         wait for clk_period/2;
18     end process;
19 end behaviour;
```

The **entity** is boxed in orange while the **architecture** is boxed in yellow.

The signal is held high for one half of the clock period and low for the other half creating a square wave.

Full Adder Test Bench

```
adder_tb.vhdl
1  -- A testbench has no ports.
2  entity adder_tb is
3      end adder_tb;
4
5      architecture behav of adder_tb is
6          -- Declaration of the component that will be instantiated. Component
7          component adder
8              port (i0, i1 : in bit; ci : in bit; s : out bit; co : out bit);
9          end component;
10
11         -- Specifies which entity is bound with the component.
12         for adder_0: adder use entity work.adder;
13         signal i0, i1, ci, s, co : bit;
14     begin
15         -- Component instantiation.
16         adder_0: adder port map (i0 => i0, i1 => i1, ci => ci, s => s, co => co);
17         -- This process does the real job.
18         process
19             type pattern_type is record
20                 -- The inputs of the adder.
21                 i0, i1, ci : bit;
22                 -- The expected outputs of the adder.
23                 s, co : bit;
24             end record;
25             -- The patterns to apply.
26             type pattern_array is array (natural range <>) of pattern_type;
27             constant patterns : pattern_array :=
28                 (('0', '0', '0', '0', '0'),
29                 ('0', '0', '1', '1', '0'),
30                 ('0', '1', '0', '1', '0'),
31                 ('0', '1', '1', '0', '1'),
32                 ('1', '0', '0', '1', '0'),
33                 ('1', '0', '1', '0', '1'),
34                 ('1', '1', '0', '0', '1'),
35                 ('1', '1', '1', '1', '1'));
36         begin
37             -- Check each pattern.
38             for i in patterns'range loop
39                 -- Set the inputs.
40                 i0 <= patterns(i).i0;
41                 i1 <= patterns(i).i1;
42                 ci <= patterns(i).ci;
43                 -- Wait for the results.
44                 wait for 1 ns;
45                 -- Check the outputs.
46                 assert s = patterns(i).s
47                     | report "bad sum value" severity error;
48                 assert co = patterns(i).co
49                     | report "bad carry out value" severity error;
50             end loop;
51             assert false report "end of test" severity note;
52             -- Wait forever; this will finish the simulation.
53             wait;
54         end process;
55     end behav;
```

