
Computer Systems Practical 6 25 May 2021

Walt Deyzel: 21750793



```
begin
  if rst = '1' then
                                          The counter counts till ten then is set to zero as
     v <= x"0";
                                          seen in the code on the left. Ten in binary is
                                          1010.
  elsif rising_edge (ck) then
     if v = "1010" then
                                          The code is then modified to count to F. F is 15
         v <= x"0";
                                          in decimal and 1111 in binary.
     else
        v <= v + 1;
     end if;
  end if;
begin
                                          Modified code to allow counter to count to 15.
  if rst = '1' then
     v <= x"0";
  elsif rising edge (ck) then
     if v = "1111" then
        v <= x"0";
      else
        V <= V + 1;
     end if;
  end if;
end process;
                                          Modified code to count down from F to zero
begin
                                          and then repeat.
  if rst = '1' then
     v <= x"0";
                                          Adding a if statement allows one to toggle
  elsif rising_edge (ck) then
                                          between using a up counter or a down counter.
     if v = "0000" then
        v <= x"F";
     else
        v <= v - 1;
     end if;
  end if;
end process;
```

```
Counter code with changes
           library ieee;
           use ieee.std logic 1164.all;
           entity counter is
              port (val : out std_logic_vector (3 downto 0);
                     dec : std logic;
                     ck : std logic;
                     rst : std_logic);
           end counter;
           library ieee;
           use ieee.numeric_std.all;
           architecture good of counter
              signal v : unsigned (3 downto 0);
           begin
              process (ck, rst)
              begin
               if dec = '1' then
                   if rst = '1' then
                     v <= x"0";
                  elsif rising edge (ck) then
                      if v = "0000" then
                         v <= x"F";</pre>
                         v <= v - 1;
                      end if;
                   end if;
               elsif dec = '0' then
                  if rst = '1' then
                      v <= x"0";
34
                   elsif rising edge (ck) then
                      if v = "1111" then
                         v <= x"0";
                         V \leftarrow V + 1;
                      end if;
                  end if;
              end process;
              val <= std_logic_vector (v);</pre>
           end good;
```

```
Counter_sim.vhdl with code changes
      library ieee;
      use ieee.std_logic_1164.all;
     end entity counter_sim;
       signal clk, reset, decide :std logic;
       signal value : std_logic_vector(3 downto 0);
        -- Instantiation of the DUT
       counter 0: entity work.counter
       port map(
         dec => decide,
         ck \Rightarrow clk,
         rst => reset,
         val => value
        -- A clock generating process with a 2ns clock period. The process
       -- being an infinite loop, the clock will never stop toggling.
28
29
       process
30
31
         clk <= '0';
         clk <= '1';
         wait for 1 ns;
35
36
       -- simulation until the 5th rising edge of the clock.
       process
40
         decide <= '0';</pre>
41
          reset <= '1';
42
43
44
          wait until rising_edge(clk);
45
          end loop:
46
          reset <= '0';
47
48
       end process;
49
50
     end architecture sim;
```