
2022 Digital IC Design Homework 3

2022 Digital IC Design Homework 3					
NAME	林宛萱				
Student ID	E24071831	~-			
Simulation Result					
Functional	Pass/ Fail	Pass/ Fail	Gate-level	Pass/ F	ail Pass/ Fail
simulation	(encoder)	(decoder)	simulation	(encode	er) (decoder)
(your pre-sim result) encoder/decoder			(your post-sim result) encoder/decoder		
img0			img0		
# cycle 0105c, expect(7,7,8) , get(7,7,8) >> Pass # cycle 0105e, expect(7,6,4) , get(7,6,4) >> Pass #			Cycle O0002, expect 0, get 0 >> reas Cycle O0803, expect 0, get 0 >> Peas Cycle O0804, expect 8, get 8 >> Peas		
# Encoding finished, ALL PASS # ** Note: Sfinish : C:/dic2022/HW3/tb_Encoder.sv(250)			Decoding finished, ALL PASS ** Note: ofinish : C:/dic2022/HW3/tb_Decoder.sv(228)		
# Time: 125760 ns Iteration: 1 Instance: /testfixture_encoder			Time: 61620 ns Iteration: 1 Instance: /testfixture_decoder		
# Decoding fir					
ŧ	-				
<pre># ** Note: \$finish : C:/dic2022/HW3/tb_Decoder.sv(228) # Time: 61620 ns Iteration: 1 Instance: /testfixture_decoder</pre>					
#1					
(your pre-sim result) encoder/decoder			(your post-sim result) encoder/decoder		
img1			img1		
# cycle 01002, expect(3,2,f), get(3,2,f) >> Pass # cycle 01004, expect(0,0,6), get(0,0,6) >> Pass # cycle 01006, expect(0,0,6), get(0,0,6) >> Pass			<pre># cycle 00803, expect f, get f >> Pass # == Decoding string "6" # cycle 00804, expect 6, get 6 >> Pass</pre>		
# Encoding finished, ALL PASS			Decoding finished, ALL PASS		
# ** Note: @finish : C:/dic2022/HW3/tb_Encoder.sv(250) # Time: 123120 ns Iteration: 1 Instance: /testfixture_encoder			<pre># ** Note: &finish : C:/dic2022/HH3/tb_Decoder.sv(228) # Time: 61620 ns Iteration: 1 Instance: /testfixture_decoder # 1</pre>		
# Decoding finished, ALL PASS					
# ** Note: \$finish # Time: 61620 ns I # 1	der.sv(228) testfixture_decoder				
(your pre-sim result) encoder/decoder			(your post-sim result) encoder/decoder		
img2			img2		
# cycle 00b46, expect(5,5,7) , get(5,5,7) >> Pass			F cycle 00802, expect 7, get 7 >> Pass		
<pre># cycle 00a4e, expect(5,7,6), get(5,7,6) >> Pass # cycle 00b48, expect(5,7,6), get(5,7,6) >> Pass # cycle 00b4a, expect(7,7,7), get(7,7,7) >> Pass # cycle 00b4a, expect(7,6,6), get(7,6,6) >> Pass</pre>			cycle 00803, expect d, get d >> Pass cycle 00804, expect 7, get 7 >> Pass		
cycle UUD4C, expect(f,c,0), get(f,c,0) >> Pass			Decoding finished, ALL PASS		
# ** Note: \$finish # Time: 86820 ns I	er.sv(250) estfixture_encoder	1 Break in Module testfixture_decoder at C:/dic2022/HW3/tb_Decoder.sv line 228			
# Decoding	finished ALL DASS				
# Decoding finished, ALL PASS # ** Note: \$finish : C:/dic2022/HW3/tb_Decoder.sv(228)					
<pre># Time: 61620 ns Iteration: 1 Instance: /testfixture_decoder 4 1</pre>					
Sy	ynthesis Resu	lt	encoder	•	decoder
Total logic el	ements			(97
Total memory bit			(0	
Embedded multiplier 9-bit element			(0	
Simulation time img0		125760 (ns)	(61620(ns)	
Simulation time img1			123120 (ns)		61620 (ns)



output 資料, END(把 finish 拉起來)

Encode: 分成 READ、FIRSET、RESULT、COMPARE, 合成的時候 total

login elements(102%),這個問題還無法解決。

 $Scoring = (Total\ logic\ elements + total\ memory\ bit + 9*embedded\ multiplier\ 9-bit$ element)