2022 Digital IC Design

Homework 4: Edge-Based Line Average interpolation

NAME		林宛萱						
Student ID		E24071831						
Simulation Result								
Functional	Pass		Gate-leve	Pass	Clock	19.0	Gate-level	37191.595
simulation			simulation		width	(ns)	simulation time	(ns)
START!!! Simulation Start SUMMARY———————————————————————————————————					START!!! Simulation Start SUMMARY Congratulations! Result image data are generated successfully! The result is FASS!!! *** Note: Sfinish : C:/dic2022/HW4/file/testfixture.v(176) Time: 37191595 ps Iteration: 0 Instance: /TB_ELA Break in Module TB_ELA at C:/dic2022/HW4/file/testfixture.v line 176			
Synthesis Result								
Total logic elements					1016			
Total memory bit					0			
Embedded multiplier 9-bit element					0			
Flow Summary								
Flow Status Quartus II 6 Revision Na Top-level El Family Device Timing Mod Total logic 6 Total regist Total regist Total pins Total virtua Total memo Embedded I Total PLLs	me s onal fu registe	nctions rs elements	Successful - Fri 13.0.1 Build 232 ELA ELA Cyclone II EP2C70F896C8 Final 1,016 / 68,416 (801 / 68,416 (< 574 / 68,416 (< 574 / 68,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 (< 574 / 60,416 () 60 / 60,416 () 60 / 60 / 60 / 60 / 60 / 60 / 60 / 60	1%) %)				
Description of your design								

第一次讀兩個 row 存到 image_buffer_row_one 跟 image_buffer_row_two (REQUEST), 計算 D1 D2 D3(Interpolation),找出最小(MIN),相加除 2 寫 進 memory(WRITE),跳到(REQUEST)從這次開始只讀一個 row,新的值寫進 image_buffer_row_two,原本 image_buffer_row_two 寫進 image_buffer_row_one,計算 D1 D2 D3(Interpolation),找出最小(MIN),相加除 2 寫進 memory(WRITE)。

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (longest gate-level simulation time in \underline{ns})