

STEVEN (ZHIYUAN) WANG

zywang26@uw.edu | +1 (206) 751-8139 | wanderer09.github.io

EDUCATION

University of Washington M.S. in Electrical & Computer Engineering	Fall 2026 – Expected Mar. 2028 Seattle, WA
University of Chinese Academy of Sciences (UCAS) B.Eng. in Computer Science and Technology; GPA: 3.79	Sep. 2022 – May 2026 Beijing, China
University of California, Berkeley GLOBE Visiting Program, College of Engineering	Jan. 2025 – May 2025 Berkeley, CA

TECHNICAL SKILLS

Languages: Python, C, Go, RISC-V Assembly, Verilog, C++, Shell scripting
Machine Learning: PyTorch, AutoGluon, Optuna
Tools & Systems: Linux, Git, pytest, GDB, QEMU, LLVM/Clang, IPC, cross-compilation

EXPERIENCE

BTD Technology <i>Research Intern — ML for EDA</i>	Ningbo, China Jun. 2025 – Present
- Built a configuration-driven Python ML pipeline for SAR-ADC performance prediction, integrating data preprocessing, PyTorch/AutoGluon training, model evaluation, and inference. - Evaluated model reliability under distribution shift and across process nodes, achieving 0.991 AUC for out-of-distribution detection with virtual-outlier training. - Contributed to AMSSchem, a verifier-guided agentic framework for netlist-to-schematic generation using structured representations and iterative visual refinement. - Co-authored SP-BO (ISEDA 2026), a simulation-pruning Bayesian optimization framework for analog circuit sizing.	
Institute of Computing Technology, Chinese Academy of Sciences <i>Research Intern — Machine Learning and Optimization</i>	Beijing, China Mar. 2025 – Aug. 2025
- Co-developed binary decision diagram (BDD) variable-ordering optimizers using Bayesian optimization and heuristic search. - Analyzed initialization and local perturbations to guide search in large permutation spaces. - Reduced BDD split-node count by 46.9% on a representative adder circuit relative to the existing greedy ordering baseline.	
Loongson Technology Corporation Limited <i>Research Intern — Systems Software</i>	Beijing, China Jul. 2024 – Aug. 2024
- Enabled LoongArch target support in an Android toolchain by rebuilding LLVM/Clang and adapting core system libraries. - Diagnosed compiler, build-system, and dependency compatibility issues in a Linux/AOSP environment, adapting build configurations and rebuilding dependencies in stages.	

SELECTED PROJECTS

RISC-V Operating System Kernel — C / RISC-V Assembly <i>UCAS Operating Systems Course Project</i>	Sep. 2024 – Dec. 2024
- Developed a teaching OS kernel in C and RISC-V assembly, implementing task scheduling, context switching, and timer-interrupt handling. - Implemented system calls, process lifecycle management, and interactive shell commands for program execution. - Implemented mutexes, condition variables, and mailbox-based inter-process communication (IPC) for task coordination.	
Five-Stage LoongArch CPU — Verilog <i>UCAS Computer Architecture Course Project</i>	Sep. 2024 – Dec. 2024
- Implemented a five-stage pipeline with data forwarding in Verilog, allowing dependent instructions to execute with fewer stalls. - Developed exception handling and integrated data-cache access paths for a LoongArch CPU. - Verified the CPU design's functional correctness through on-board FPGA testing.	

LEADERSHIP & HONORS

Vice President, UCAS Student Union (2024–2025); University Merit Student (2023, 2024, 2025).
Second Prize, China Postgraduate IC Innovation Competition, EDA Elite Challenge Contest (2025).