STEVEN (ZHIYUAN) WANG

zywang26@uw.edu | (206) 751-8139 | www.linkedin.com/in/steven-zhiyuan-wang | wanderer09.github.io

EDUCATION

University of Washington Expected Mar. 2028
M.S. in Electrical & Computer Engineering; GPA: -- *Seattle, WA*
Relevant Coursework (in progress): Database Systems, Data Structures and Algorithms, Agentic AI

University of Chinese Academy of Sciences (UCAS) Sep. 2022 – May 2026
B.Eng. in Computer Science and Technology; GPA: 3.79 *Beijing, China*
Relevant Coursework: Operating Systems, Computer Architecture, AI Computing Systems

University of California, Berkeley Jan. 2025 – May 2025
GLOBE Visiting Program, College of Engineering; GPA: -- *Berkeley, CA*
Relevant Coursework: Deep Learning, Algorithms, Programming Languages and Compilers

TECHNICAL SKILLS

Languages: Python, C, RISC-V Assembly, Verilog, Go, C++
ML & Tools: PyTorch, AutoGluon, Linux, Git

EXPERIENCE

Research Intern — ML for EDA | BTD Technology Jun. 2025 – Present

- **Built a machine learning pipeline** using Python, PyTorch and AutoGluon to predict analog circuit performance from simulation data.
- **Evaluated prediction reliability** across process nodes using outlier-aware training to flag unfamiliar circuit data.
- **Automated schematic generation** for AMSchem using verification and iterative refinement to turn circuit netlists into readable schematics.
- **Co-authored SP-BO** (ISEDA 2026), a Bayesian optimization framework that skips unnecessary circuit simulations to make analog circuit sizing more efficient.

Research Intern — ML and Optimization | Institute of Computing Technology, CAS Mar. 2025 – Aug. 2025

- **Optimized circuit representations** using Bayesian optimization and heuristic search to produce a more compact binary decision diagram (BDD) for an adder circuit.
- **Evaluated search strategies** by analyzing initialization and local changes to guide optimization in large search spaces.

Research Intern — Systems Software | Loongson Technology Corporation Limited Jul. 2024 – Aug. 2024

- **Contributed to Android toolchain migration** for LoongArch, updating LLVM/Clang, AOSP build configurations and core system libraries.
- **Supported iterative toolchain builds and integration**, resolving compatibility and dependency issues across compiler and system components.

SELECTED PROJECTS

RISC-V Operating System Kernel, UCAS Operating Systems Course Project Sep. 2024 – Dec. 2024

- **Built a multitasking operating system kernel** in C and RISC-V assembly, using task scheduling and process management to support program execution.
- **Enabled task coordination and data exchange** through synchronization and inter-process communication.

Five-Stage LoongArch CPU, UCAS Computer Architecture Course Project Sep. 2024 – Dec. 2024

- **Designed a pipelined CPU** in Verilog, using data forwarding to reduce delays between dependent instructions.
- **Verified CPU functionality on FPGA** through on-board tests of exception handling and memory access.

LEADERSHIP & HONORS

Vice President, UCAS Student Union Jun. 2024 – Jun. 2025

- **Led a 20-member team** and jointly oversaw the 150-member student union.
- **Organized a dance for 500 participants** and negotiated RMB 20,000 in corporate sponsorship.
- **Coordinated knowledge-sharing sessions** to develop members' skills and strengthen teamwork.

Honors: University Merit Student (2023, 2024, 2025); Second Prize, China Postgraduate IC Innovation Competition, EDA Elite Challenge Contest (2025).