50.002 Computation Structures Procedure Compilation Recap & Building the Beta

Oliver Weeger

2018 Term 3, Week 9, Session 1





Compiling procedures



 Call sequence: jump/branch into procedure, pass arguments, allocate local variables, return value, jump back to caller statement


```
int fact(int n) {
                                                   fact(3)
                                         fact(3)
                                                              fact(3)
                                                                         fact(3)
                                                                                                         fact(3)
                                                                                    fact(3)
                                                                                               fact(3)
    if (n > 0)
                                                   fact(2)
                                                              fact(2)
                                                                         fact(2)
        return n*fact(n-1);
                                                                                    fact(2)
                                                                                               fact(2)
    else
                                                                                    fact(1)
                                                              fact(1)
                                                                         fact(1)
        return 1;
                                                                         fact(0)
```

- Need memory locations for overhead (activation record) of procedure: stack (arguments, values in registers, local variables, return address, return value)
- Dedicated registers with pointers into stack for procedure call overhead:
 - R29=SP **Stack pointer**: first unused memory location in stack
 - R28=LP **Linkage pointer**: return address to caller
 - R27=BP **Base pointer**: points into stack to local variables of callee
- Stack management macros: PUSH(Rc), POP(Rc), ALLOCATE(k), DEALLOCATE(k)

Procedure compiling procedure & stack frames



- 1. Caller pushes arguments onto stack, in reverse order
- 2. Caller branches to callee, putting return address (current PC) into LP
- 3. Callee pushes LP & BP, sets BP=SP, allocates local vars, pushes any used registers
- 4. Callee performes computation, leaving return value in R0
- Callee pops registers, (deallocates local vars,) sets SP=BP, pops BP & LP
- 6. Callee branches to return address (LP)
- 7. Caller pops/deallocates arguments from stack



Quiz 2: Compilation



C code of function f:

```
int f(int a, int b)
{
   if(a<b)
     return [6];
   else
     return f(a-b,b);
}</pre>
```

Compiled beta assembly code:


JMP (LP)

```
F:
      PUSH (LP)
      PUSH (BP)
      MOVE (SP, BP)
      PUSH (R1)
      PUSH (R2)
                                  OPCODE Rc=RO Ra=BP=R27
                                                           CONST = -12
      LD(BP, -12, R0)
                          | #1
                                  011000000011011 1111111111110100
      LD(BP, -16, R1)
      CMPLT([4a],[4b],R2)
                                  OPCODE Rc=R31 Ra=R2
                                                           CONST=7
LL01: BNE (R2, LL02)
                          1 #2
                                  0111101111100010 0000000000000111
      SUB (R0, R1, R0)
      PUSH (R1)
      PUSH (R0)
                                  BEQ Rc=LP=R28 Ra=R31
                                                           CONST = -19
      BR(F,LP)
                            #3
                                  0111011110000000 11111111111101101
      DEALLOCATE (2)
LL02: POP([5a])
      POP([5b])
      MOVE (BP, SP)
      POP (BP)
      POP(LP)
```


Quiz 2: Compilation



C code of function f:




Compiled beta assembly code:




POP (LP)

JMP (LP)




Where are we? The 50.002 roadmap


















 $\langle \rangle$

Digital abstraction, Fets & CMOS, Static discipline Logic gates &
Boolean Algebra
(AND, OR, NAND,
NOR, etc.)

Combinational logic circuits:
Truth tables,
Multiplexers, ROMs

Sequential logic &
Finite State Machines:
Dynamic Discipline,
Registers, State
Transition Diagrams






ADD (R1, R2, R3) 0×80611000 $C_{2-1} \longrightarrow P_{1} \longrightarrow M_{1} \longrightarrow$


Software Abstraction, Assembler Language, C Compilation







Instruction Set
Architecture: β RISC,
ALU (lab)






Programmability & von Neumann model,
General-Purpose Computer






Anatomy of von Neumann computer







• PC:

Address of current instruction in memory

• Registers:

Store operands and results

• ALU:

Perform arithmetic & logic operations on data in registers

• CU:

Interprete instructions into control signals and wire everything together into data path

	Main Memory	
i	nstruction	
i	nstruction	
i	nstruction	
	data	
	data	
	data	

Pseudo code of FSM:

Reset PC \leftarrow 0x0


Repeat - CU reads word of instruction from mem[PC] & interprets it (generate control signals)

- PC ← PC+1
- ALU executes instruction


Building the Beta: Implementing the data paths for the ISA



Instruction Set Architecture:



<u>Digital Circuit Components:</u>





- 1. ALU: OP & OPC
- 2. LD & ST
- 3. Branches
- 4. Exceptions




Hardware implementation of

registers, PC, control logic & data paths

Register file






Multiplexers (combinational logic)
Registers (sequential logic)


1 clocked WRITE port
Slide 9

Register file: static & dynamic discipline




2 combinational read ports:





Building the Beta: PC & control






- **PC** is a 32-bit register
- Least significant 2 bits are always 0
- 1. Fetch value of PC

(UNUSED)

- 2. Add 4 to value of PC
- 3. Load new value into PC at end of clock cycle
- PC is used as a memory address
- Fetch instruction (32-bit word) from Instruction Memory
- Use some fields/bits directly (registers Rc, Ra, Rb; 16-bit constant)
- OPCODE (6 most significant bits) is used by Control Logic to creat control signals for ALU and other parts of β architecture

Data path for ALU OP instruction






	OP	OPC	CD	ST	JMP	ВЕО	BNE	LDR	dolll	IRQ
ALUFN	F(op)									
WERF	1									

10 X X X X Rc Ra Rb (UNUSED)

Operate class: $Reg[Rc] \leftarrow Reg[Ra]$ op Reg[Rb]

Data path for ALU OPC instruction






	OP	OPC	CD	ST	JMP	ВЕО	BNE	LDR	lllop	IRQ
ALUFN	F(op)	F(op)								
WERF	1	1								
BSEL	0	1								

11 X X X X Rc Ra Literal C (signed)

Operate class: $Reg[Rc] \leftarrow Reg[Ra]$ op SXT(C)

Data path for LD instruction






	OP	OPC	ΓD	ST	JMP	ВЕQ	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"							
WERF	1	1	1							
BSEL	0	1	1							
WDSEL	1	1	2							
WR	0	0	0							

011000 Rc Ra Literal C (signed)

LD: $Reg[Rc] \leftarrow Mem[Reg[Ra] + SXT(C)]$

Data path for ST instruction






	OP	OPC	П	ST	JMP	ВЕQ	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"						
WERF	1	1	1	0						
BSEL	0	1	1	1						
WDSEL	1	1	2							
WR	0	0	0	1						
RA2SEL	0			1						

011001 Rc Ra Literal C (signed)

ST: $Mem[Reg[Ra]+SXT(C)] \leftarrow Reg[Rc]$

Data path for JMP instruction






	OP	OPC	ΓD	ST	JMP	ВЕQ	BNE	LDR	lllop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"						
WERF	1	1	1	0	1					
BSEL	0	1	1	1						
WDSEL	1	1	2		0					
WR	0	0	0	1	0					
RA2SEL	0			1						
PCSEL	0	0	0	0	2					

O11011 Rc Ra Literal C (signed)


JMP: $Reg[Rc] \leftarrow PC+4$; $PC \leftarrow Reg[Ra]$

Data path for BEQ & BNE instruction






	OP	OPC		ST	JMP	ВЕQ	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"						
WERF	1	1	1	0	1	1	1			
BSEL	0	1	1	1						
WDSEL	1	1	2		0	0	0			
WR	0	0	0	1	0	0	0			
RA2SEL	0			1						
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1			



BNE:
$$Reg[Rc] \leftarrow PC+4$$
;
if $(Reg[Ra] \neq 0)$
 $PC \leftarrow (PC+4)+4*SXT(C)$

Data path for LDR instruction





	OP	OPC	П	ST	JMP	ВЕО	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"				"A"		
WERF	1	1	1	0	1	1	1	1		
BSEL	0	1	1	1						
WDSEL	1	1	2		0	0	0	2		
WR	0	0	0	1	0	0	0	0		
RA2SEL	0			1						
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1	0		
ASEL	0	0	0	0				1		

O 1 1 1 1 1 Rc Ra Literal C (signed)

LDR: $Reg[Rc] \leftarrow Mem[(PC + 4) + 4*SXT(C)]$

Used to reference addresses & other large constants


C: X = X * 123456;

BETA:

LD(X, r0)
LDR(c1, r1)
MUL(r0, r1, r0)
ST(r0, X)
...
c1: LONG(123456)

The Beta CPU data path (so far)






	OP	OPC	ΓD	ST	JMP	BEQ	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"				"A"		
WERF	1	1	1	0	1	1	1	1		
BSEL	0	1	1	1						
WDSEL	1	1	2		0	0	0	2		
WR	0	0	0	1	0	0	0	0		
RA2SEL	0			1						
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1	0		
ASEL	0	0	0	0				1		

Exercise: extending the Beta (1)





	OP	OPC	П	ST	JMP	ВЕО	BNE	LDR	TDX
ALUFN	F(op)	F(op)	"+"	"+"				"A"	" + "
WERF	1	1	1	0	1	1	1	1	1
BSEL	0	1	1	1					0
WDSEL	1	1	2		0	0	0	2	2
WR	0	0	0	1	0	0	0	0	0
RA2SEL	0			1					0
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1	0	0
ASEL	0	0	0	0				1	0

How could we add an instruction

LDX (R0, R1, R2)

as a short-cut for

ADD(R1,R0,R0)


LD(R0,0,R2) ?

Register-transfer language expression:
Reg[Rc] ← Mem[Reg[Ra] + Reg[Rb]]

LDX (Ra, Rb, Rc)

Exercise: extending the Beta (2)





	OP	OPC	ΠD	ST	JMP	BEQ	BNE	LDR	STX	
ALUFN	F(op)	F(op)	"+"	"+"				"A"	" + "	
WERF	1	1	1	0	1	1	1	1	0	
BSEL	0	1	1	1					0	
WDSEL	1	1	2		0	0	0	2	0	
WR	0	0	0	1	0	0	0	0	1	
RA2SEL	0			1					0	
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1	0	0	
ASEL	0	0	0	0				1	0	

How could we add an instruction

STX(R2,R0,R1)

as a short-cut for

ADD (R1, R0, R0)


ST(R2,0,R0) ?

Register-transfer language expression: Mem[Reg[Ra] + Reg[Rb]] \leftarrow Reg[Rc] STX (Rc, Rb, Ra)

Must amend data path & register file!
Register file needs another RA/RD port!
Could eliminate RA2SEL mux!

Summary: The β CPU data path (so far)





	OP	OPC	П	ST	JMP	ВЕО	BNE	LDR	Illop	IRQ
ALUFN	F(op)	F(op)	"+"	"+"				"A"		
WERF	1	1	1	0	1	1	1	1		
BSEL	0	1	1	1						
WDSEL	1	1	2		0	0	0	2		
WR	0	0	0	1	0	0	0	0		
RA2SEL	0			1						
PCSEL	0	0	0	0	2	Z?1:0	Z?0:1	0		
ASEL	0	0	0	0				1		

Summary:

Hardware implementation of β CPU

- ✓ ALU, PC
- Register File
- Control Logic
- Data paths

To be continued:

Exceptions & Completion of β data path