74LVC4245A

Octal dual supply translating transceiver; 3-state Rev. 06 — 18 January 2008 Prod

Product data sheet

1. **General description**

The 74LVC4245A is an octal dual supply translating transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. It is designed to interface between a 3 V and 5 V bus in a mixed 3 V and 5 V supply environment.

The device features an output enable input (pin \overline{OE}) for easy cascading and a send/receive input (pin DIR) for direction control. Pin OE controls the outputs so that the buses are effectively isolated.

In suspend mode, when V_{CCA} is zero, there will be no current flow from one supply to the other supply. The A-outputs must be set 3-state and the voltage on the A-bus must be smaller than V_{diode} (typical 0.7 V).

 $V_{CCA} \ge V_{CCB}$, except in suspend mode.

2. **Features**

- 5 V tolerant inputs/outputs, for interfacing with 5 V logic
- Wide supply voltage range:
 - ◆ 3 V port (V_{CCB}): 1.5 V to 3.6 V
 - ◆ 5 V port (V_{CCA}): 1.5 V to 5.5 V
- CMOS low-power consumption
- Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- High-impedance when V_{CC} = 0 V
- Complies with JEDEC standard no. JESD8B/JESD36
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C




3. Ordering information

Table 1. Ordering information

Type number	Package	Package							
	Temperature range	Name	Description	Version					
74LVC4245AD	–40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1					
74LVC4245ADB	–40 °C to +125 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1					
74LVC4245APW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1					
74LVC4245ABQ	–40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5\times5.5\times0.85$ mm	SOT815-1					

4. Functional diagram




3 of 17

Octal dual supply translating transceiver; 3-state

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
V _{CCA}	1	supply voltage (5 V bus)
V _{CCB}	23, 24	supply voltage (3 V bus)
GND	11, 12, 13	ground (0 V)
DIR	2	direction control
A[0:7]	3, 4, 5, 6, 7, 8, 9, 10	data input or output
B[0:7]	21, 20, 19, 18, 17, 16, 15, 14	data input or output
ŌE	22	output enable input (active LOW)

6. Functional description

Table 3. Functional table[1]

Input OE		Input/output		
E DIR		An	Bn	
L	L	A = B	input	
L	Н	input	B = A	
Н	X	Z	Z	

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CCA}	supply voltage 5 V port		-0.5	+6.5	V
V_{CCB}	supply voltage 3 V port		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Vo	output voltage	output HIGH or LOW state	<u>[1]</u> –0.5	$V_{CC} + 0.5$	V
		output 3-state	<u>[1]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2] _	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CCA}	supply voltage 5 V port (for maximum speed performance)	$V_{CCA} \ge V_{CCB}$; see Figure 5	1.5	-	5.5	V
V_{CCB}	supply voltage 3 V port (for low-voltage applications)	$V_{CCA} \ge V_{CCB}$; see Figure 5	1.5	-	3.6	V
VI	input voltage	for control inputs	0	-	5.5	V
Vo	output voltage	output HIGH or LOW state	0	-	V_{CC}	V
		output 3-state	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C

^[2] For SO24 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K. For (T)SSOP24 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K. For DHVQFN24 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

74LVC4245A

Octal dual supply translating transceiver; 3-state

 Table 5.
 Recommended operating conditions ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$\Delta t/\Delta V$	input transition rise and fall rate	V_{CCB} = 2.7 V to 3.0 V	-	-	20	ns/V
		$V_{CCB} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	10	ns/V
		$V_{CCA} = 3.0 \text{ V to } 4.5 \text{ V}$	-	-	20	ns/V
		$V_{CCA} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T _{amb} = -4	0 °C to +85 °C					
V _{IH}	HIGH-level input voltage	V _{CCB} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CCA} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CCB} = 2.7 V to 3.6 V	-	-	8.0	V
	. •	V _{CCA} = 4.5 V to 5.5 V	-	-	8.0	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		V_{CCB} = 2.7 V to 3.6 V; I_{O} = -100 μA	V _{CCB} - 0.2	V_{CCB}	-	V
		$V_{CCB} = 2.7 \text{ V}; I_{O} = -12 \text{ mA}$	V _{CCB} - 0.5	-	-	V
		$V_{CCB} = 3.0 \text{ V}; I_{O} = -24 \text{ mA}$	V _{CCB} - 0.8	-	-	V
		V_{CCA} = 4.5 V to 5.5 V; I_{O} = -100 μA	$V_{CCA} - 0.2$	V_{CCA}	-	V
		$V_{CCA} = 4.5 \text{ V}; I_{O} = -12 \text{ mA}$	V _{CCA} - 0.5	-	-	V
		$V_{CCA} = 4.5 \text{ V}; I_{O} = -24 \text{ mA}$	$V_{CCA} - 0.8$	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		V_{CCB} = 2.7 V to 3.6 V; I_{O} = 100 μA	-	-	0.20	V
		$V_{CCB} = 2.7 \text{ V}; I_{O} = 12 \text{ mA}$	-	-	0.40	V
		$V_{CCB} = 3.0 \text{ V}; I_O = 24 \text{ mA}$	-	-	0.55	V
		V_{CCA} = 4.5 V to 5.5 V; I_O = 100 μA	-	-	0.20	V
		$V_{CCA} = 4.5 \text{ V}; I_O = 12 \text{ mA}$	-	-	0.40	V
		$V_{CCA} = 4.5 \text{ V}; I_O = 24 \text{ mA}$	-	-	0.55	V
l _I	input leakage current	$V_I = 5.5 \text{ V or GND}$	-	±0.1	±5	μΑ
l _{oz}	OFF-state output current	$V_I = V_{IH}$ or V_{IL}	[2]			
		$V_{CCB} = 3.6 \text{ V}; V_O = V_{CCB} \text{ or GND}$	-	±0.1	±5	μΑ
		$V_{CCA} = 5.5 \text{ V}; V_O = V_{CCA} \text{ or GND}$	-	±0.1	±5	μΑ
СС	supply current	I _O = 0 A				
		V_{CCB} = 3.6 V; other inputs at V_{CCB} or GND	-	0.1	10	μΑ
		$V_{CCA} = 5.5 \text{ V};$ other inputs at V_{CCA} or GND	-	0.1	10	μΑ

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
ΔI_{CC}	additional supply current	per control pin; I _O = 0 A	[3]			
		V_{CCB} = 2.7 V to 3.6 V; V_{I} = V_{CCB} – 0.6 V; other inputs at V_{CCB} or GND	-	5	500	μΑ
		V_{CCA} = 4.5 V to 5.5 V; V_{I} = V_{CCA} – 0.6 V; other inputs at V_{CCA} or GND	-	5	500	μΑ
Cı	input capacitance		-	4.0	-	pF
C _{I/O}	input/output capacitance	An and Bn	-	5.0	-	pF
T _{amb} = -4	0 °C to +125 °C					
V_{IH}	HIGH-level input voltage	$V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0	-	-	V
		V _{CCA} = 4.5 V to 5.5 V	2.0	-	-	V
V_{IL}	LOW-level input voltage	$V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	V
		V _{CCA} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		V_{CCB} = 2.7 V to 3.6 V; I_{O} = -100 μA	$V_{CCB} - 0.3$	-	-	V
		$V_{CCB} = 2.7 \text{ V}; I_{O} = -12 \text{ mA}$	V _{CCB} - 0.65	-	-	V
		$V_{CCB} = 3.0 \text{ V}; I_{O} = -24 \text{ mA}$	V _{CCB} – 1.0	-	-	V
		$V_{CCA} = 4.5 \text{ V to } 5.5 \text{ V; } I_{O} = -100 \mu\text{A}$	$V_{\text{CCA}} - 0.3$	-	-	V
		$V_{CCA} = 4.5 \text{ V}; I_{O} = -12 \text{ mA}$	V _{CCA} - 0.65	-	-	V
		$V_{CCA} = 4.5 \text{ V}; I_{O} = -24 \text{ mA}$	V _{CCA} - 1.0	-	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$V_{CCB} = 2.7 \text{ V to } 3.6 \text{ V; } I_{O} = 100 \mu\text{A}$	-	-	0.30	V
		$V_{CCB} = 2.7 \text{ V}; I_{O} = 12 \text{ mA}$	-	-	0.60	V
		$V_{CCB} = 3.0 \text{ V}; I_{O} = 24 \text{ mA}$	-	-	0.80	V
		$V_{CCA} = 4.5 \text{ V to } 5.5 \text{ V; } I_{O} = 100 \mu\text{A}$	-	-	0.30	V
		$V_{CCA} = 4.5 \text{ V}; I_{O} = 12 \text{ mA}$	-	-	0.60	V
		$V_{CCA} = 4.5 \text{ V}; I_{O} = 24 \text{ mA}$	-	-	0.80	V
I _I	input leakage current	$V_I = 5.5 \text{ V or GND}$	-	-	±20	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL}$	[2]			
		$V_{CCB} = 3.6 \text{ V}; V_O = V_{CCB} \text{ or GND}$	-	-	±20	μΑ
		$V_{CCA} = 5.5 \text{ V}; V_O = V_{CCA} \text{ or GND}$	-	-	±20	μΑ
I _{CC}	supply current	I _O = 0 A				
		$V_{CCB} = 3.6 \text{ V};$ other inputs at V_{CCB} or GND	-	-	40	μΑ
		$V_{CCA} = 5.5 \text{ V};$ other inputs at V_{CCA} or GND	-	-	40	μΑ

Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
ΔI_{CC}	additional supply current	per control pin; I _O = 0 A	<u>[3]</u>			
		V_{CCB} = 2.7 V to 3.6 V; V_{I} = V_{CCB} – 0.6 V; other inputs at V_{CCB} or GND	-	-	5000	μΑ
		V_{CCA} = 4.5 V to 5.5 V; V_{I} = V_{CCA} – 0.6 V; other inputs at V_{CCA} or GND	-	-	5000	μΑ

^[1] All typical values are measured at $V_{CCA} = 5.0 \text{ V}$, $V_{CCB} = 3.3 \text{ V}$ and $T_{amb} = 25 \,^{\circ}\text{C}$.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). $V_{CCA} = 4.5 \text{ V}$ to 5.5 V; $t_r = t_f \le 2.5 \text{ ns}$. For test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions	V _{CCB}	-40	0 °C to +8	35 °C	-40 °C 1	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t_{PHL}	HIGH to LOW propagation delay	An to Bn;	2.7 V	1.0	3.6	6.3	1.0	8.0	ns
		see Figure 6	3.0 V to 3.6 V	1.0	3.3	6.3	1.0	8.0	ns
	uelay	Bn to An;	2.7 V	1.0	3.4	6.1	1.0	8.0	ns
		see Figure 6	3.0 V to 3.6 V	1.0	3.4	6.1	1.0	8.0	ns
t _{PLH}	LOW to HIGH	An to Bn;	2.7 V	1.0	3.3	6.7	1.0	8.5	ns
	propagation delay	see <u>Figure 6</u>	3.0 V to 3.6 V	1.0	2.8	6.5	1.0	8.5	ns
	delay	Bn to An;	2.7 V	1.0	3.0	5.0	1.0	6.5	ns
		see <u>Figure 6</u>	3.0 V to 3.6 V	1.0	3.0	5.0	1.0	6.5	ns
t _{PZL}	OFF-state to	W see <u>Figure 7</u>	2.7 V	1.0	4.5	9.0	1.0	11.5	ns
	LOW		3.0 V to 3.6 V	1.0	4.5	9.0	1.0	11.5	ns
	delay	OE to Bn; see <u>Figure 7</u>	2.7 V	1.0	4.4	8.7	1.0	11.0	ns
			3.0 V to 3.6 V	1.0	3.8	8.1	1.0	10.5	ns
t_{PZH}	OFF-state to	OE to An;	2.7 V	1.0	4.5	8.1	1.0	10.5	ns
	HIGH propagation	see <u>Figure 7</u>	3.0 V to 3.6 V	1.0	4.5	8.1	1.0	10.5	ns
	delay	OE to Bn;	2.7 V	1.0	4.3	8.7	1.0	11.0	ns
		see Figure 7	3.0 V to 3.6 V	1.0	3.2	8.1	1.0	10.5	ns
t_{PLZ}	LOW to	OE to An;	2.7 V	1.0	2.9	7.0	1.0	9.0	ns
	OFF-state propagation	see Figure 7	3.0 V to 3.6 V	1.0	2.9	7.0	1.0	9.0	ns
	delay	OE to Bn;	2.7 V	1.0	3.9	7.7	1.0	10.0	ns
		see <u>Figure 7</u>	3.0 V to 3.6 V	1.0	3.5	7.7	1.0	10.0	ns
t_{PHZ}	HIGH to	OE to An;	2.7 V	1.0	2.8	5.8	1.0	7.5	ns
	OFF-state propagation	see Figure 7	3.0 V to 3.6 V	1.0	2.8	5.8	1.0	7.5	ns
	delay	OE to Bn;	2.7 V	1.0	3.3	7.8	1.0	10.0	ns
		see Figure 7	3.0 V to 3.6 V	1.0	2.9	7.8	1.0	10.0	ns
	3ee <u>riguie r</u>		3.0 V to 3.6 V	1.0	2.9	7.8	1.0	10.0	

^[2] For transceivers, the parameter I_{OZ} includes the input leakage current.

^[3] V_{CCB} = 2.7 V to 3.6 V: other inputs at V_{CCB} or GND. V_{CCA} = 4.5 V to 5.5 V: other inputs at V_{CCA} or GND.

Octal dual supply translating transceiver; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). $V_{CCA} = 4.5 \text{ V}$ to 5.5 V; $t_r = t_f \le 2.5 \text{ ns}$. For test circuit see Figure 8.

Symbol	Parameter	Conditions	V _{CCB}	-40 °C to +		5 °C	-40 °C to	+125 °C	Unit
				Min	Typ[1]	Max	Min	Max	
t _{sk(o)}	output skew time		[2]	-	-	1.0	-	1.5	ns
C_{PD}	power dissipation capacitance	5 V port: Bn to An; $V_I = GND$ to V_{CCA} ; $V_{CCA} = 5.0 \text{ V}$	<u>[3]</u>						
		outputs enabled	-	-	17	-	-	-	pF
		outputs disabled	-	-	5	-	-	-	pF
		3 V port: An to Bn; $V_I = GND$ to V_{CCB} ; $V_{CCB} = 3.3 \text{ V}$	<u>[3]</u>						
		outputs enabled	-	-	17	-	-	-	pF
		outputs disabled	-	-	5	-	-	-	pF

- [1] Typical values are measured at T_{amb} = 25 °C, V_{CCA} = 5.0 V, and V_{CCB} = 2.7 V and 3.3 V respectively.
- [2] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
- [3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz; f_o = output frequency in MHz


C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts


N = number of inputs switching


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

11. AC waveforms




Octal dual supply translating transceiver; 3-state





Octal dual supply translating transceiver; 3-state



Test data is given in Table 8. Definitions for test circuit:

R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

Fig 8. Load circuitry for switching times

Table 8. Test data

Supply voltage		Input	Load	Load		V _{EXT}		
V _{CCA}	V _{CCB}	V _I [1]	CL	R _L	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} [2]	
< 2.7 V	< 2.7 V	V_{CCI}	50 pF	500Ω	open	GND	$2 \times V_{CCO}$	
-	2.7 V to 3.6 V	2.7 V	50 pF	$500~\Omega$	open	GND	$2 \times V_{CCO}$	
4.5 V to 5.5 V	-	3.0 V	50 pF	500 Ω	open	GND	$2 \times V_{CCO}$	


^[1] V_{CCI} is the supply voltage associated with the data input port.

^[2] V_{CCO} is the supply voltage associated with the output port.

12. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



Note


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	IEC JEDEC		PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013			-99-12-27 03-02-19	

Fig 9. Package outline SOT137-1 (SO24)

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1



-				3			-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note


1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT340-1		MO-150			99-12-27 03-02-19

Fig 10. Package outline SOT340-1 (SSOP24)

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



-							-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT355-1		MO-153			99-12-27 03-02-19	

Fig 11. Package outline SOT355-1 (TSSOP24)

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm

SOT815-1




Fig 12. Package outline SOT815-1 (DHVQFN24)

Octal dual supply translating transceiver; 3-state

13. Abbreviations

Table 9. Abbreviations

Acronym	Description
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC4245A_6	20080118	Product data sheet	-	74LVC4245A_5
Modifications:	 The format of to of NXP Semicon 		lesigned to comply with	the new identity guidelines
	 Legal texts have 	ve been adapted to the new	company name where	appropriate.
	 Section 3: DH\ 	/QFN24 package added.		
	• Section 7: dera	ating values added for DHVC	QFN24 package.	
	• Section 12: ou	tline drawing added for DHV	QFN24 package.	
74LVC4245A_5	20040330	Product specification	-	74LVC4245A_4
74LVC4245A_4	20040211	Product specification	-	74LVC4245A_3
74LVC4245A_3	19990615	Product specification	-	74LVC4245A_2
74LVC4245A_2	19980729	Product specification	-	74LVC4245A_1
74LVC4245A_1	19980729	Product specification	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

NXP Semiconductors

74LVC4245A

Octal dual supply translating transceiver; 3-state

17. Contents

1	General description
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics
11	AC waveforms 8
12	Package outline 11
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks16
16	Contact information
17	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

