life.augmented


STM32L051x6 STM32L051x8

Access line ultra-low-power 32-bit MCU ARM[®]-based Cortex[®]-M0+, up to 64 KB Flash, 8 KB SRAM, 2 KB EEPROM, ADC

Datasheet - production data

Features

- Ultra-low-power platform
 - 1.65 V to 3.6 V power supply
 - -40 to 125 °C temperature range
 - 0.27 μA Standby mode (2 wakeup pins)
 - 0.4 μA Stop mode (16 wakeup lines)
 - 0.8 µA Stop mode + RTC + 8 KB RAM retention
 - 139 μA/MHz Run mode at 32 MHz
 - 3.5 µs wakeup time (from RAM)
 - 5 μs wakeup time (from Flash)
- Core: ARM[®] 32-bit Cortex[®]-M0+ with MPU
 - From 32 kHz up to 32 MHz max.
 - 0.95 DMIPS/MHz
- Reset and supply management
 - Ultra-safe, low-power BOR (brownout reset) with 5 selectable thresholds
 - Ultralow power POR/PDR
 - Programmable voltage detector (PVD)
- Clock sources
 - 1 to 25 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - High speed internal 16 MHz factory-trimmed RC (+/- 1%)
 - Internal low-power 37 kHz RC
 - Internal multispeed low-power 65 kHz to 4.2 MHz RC
 - PLL for CPU clock
- Pre-programmed bootloader
 - USART, SPI supported
- Development support
 - Serial wire debug supported
- Up to 51 fast I/Os (45 I/Os 5V tolerant)
- Memories
 - Up to 64 KB Flash with ECC
 - 8 KB RAM
 - 2 KB of data EEPROM with ECC
 - 20-byte backup register
 - Sector protection against R/W operation



- Rich Analog peripherals (down to 1.8 V)
 - 12-bit ADC 1.14 Msps up to 16 channels (down to 1.65 V)
 - 2x ultra-low-power comparators (window mode and wake up capability, down to 1.8 V)
- 7-channel DMA controller, supporting ADC, SPI, I2C, USART, Timers
- 7x peripherals communication interface
- 2x USART (ISO 7816, IrDA) 1x UART (low power)
- 2x SPI 16 Mbits/s
- 2x I2C (SMBus/PMBus)
- 9x timers: 1x 16-bit with up to 4 channels, 2x 16-bit with up to 2 channels, 1x 16-bit ultra-low-power timer, 1x SysTick, 1x RTC, 1x 16-bit basic, and 2x watchdogs (independent/window)
- CRC calculation unit, 96-bit unique ID
- All packages are ECOPACK[®]2

Table 1. Device summary

Reference	Part number
STM32L051x6	STM32L051C6 STM32L051K6 STM32L051R6 STM32L051T6
STM32L051x8	STM32L051C8 STM32L051K8 STM32L051R8 STM32L051T8

Contents

1	Intro	uction	. 9
2	Desc	ption	10
	2.1	Device overview	.11
	2.2	Ultra-low-power device continuum	13
3	Func	onal overview	14
	3.1	Low-power modes	14
	3.2	Interconnect matrix	18
	3.3	ARM® Cortex®-M0+ core with MPU	19
	3.4	Reset and supply management	20
		3.4.1 Power supply schemes	
		3.4.2 Power supply supervisor	20
		3.4.3 Voltage regulator	21
		3.4.4 Boot modes	21
	3.5	Clock management	22
	3.6	Low-power real-time clock and backup registers	24
	3.7	General-purpose inputs/outputs (GPIOs)	24
	3.8	Memories	25
	3.9	Direct memory access (DMA)	25
	3.10	Analog-to-digital converter (ADC)	
	3.11	Temperature sensor	
	• • • • • • • • • • • • • • • • • • • •	3.11.1 Internal voltage reference (V _{REFINT})	
	3.12	Ultra-low-power comparators and reference voltage	
	3.13	System configuration controller	
	3.14	Timers and watchdogs	
	0.14	3.14.1 General-purpose timers (TIM2, TIM21 and TIM22)	
		3.14.2 Low-power Timer (LPTIM)	
		3.14.3 Basic timer (TIM6)	
		3.14.4 SysTick timer	
		3.14.5 Independent watchdog (IWDG)	
		3.14.6 Window watchdog (WWDG)	



	3.15	Commi	unication interfaces	30
		3.15.1	I2C bus	30
		3.15.2	Universal synchronous/asynchronous receiver transmitter (USART)	31
		3.15.3	Low-power universal asynchronous receiver transmitter (LPUART) .	31
		3.15.4	Serial peripheral interface (SPI)/Inter-integrated sound (I2S)	32
	3.16	Cyclic ı	redundancy check (CRC) calculation unit	32
	3.17	Serial v	wire debug port (SW-DP)	32
4	Pin d	escript	ions	. 33
5	Mem	ory ma	pping	. 45
6	Elect	rical ch	aracteristics	. 46
	6.1	Parame	eter conditions	46
		6.1.1	Minimum and maximum values	46
		6.1.2	Typical values	46
		6.1.3	Typical curves	46
		6.1.4	Loading capacitor	46
		6.1.5	Pin input voltage	46
		6.1.6	Power supply scheme	47
		6.1.7	Current consumption measurement	47
	6.2	Absolu	te maximum ratings	48
	6.3	Operat	ing conditions	50
		6.3.1	General operating conditions	50
		6.3.2	Embedded reset and power control block characteristics	51
		6.3.3	Embedded internal reference voltage	53
		6.3.4	Supply current characteristics	54
		6.3.5	Wakeup time from low-power mode	65
		6.3.6	External clock source characteristics	66
		6.3.7	Internal clock source characteristics	70
		6.3.8	PLL characteristics	72
		6.3.9	Memory characteristics	73
		6.3.10	EMC characteristics	75
		6.3.11	Electrical sensitivity characteristics	76
		6.3.12	I/O current injection characteristics	77
		6.3.13	I/O port characteristics	78
		6.3.14	NRST pin characteristics	82



		6.3.15	12-bit ADC characteristics	. 83
		6.3.16	Temperature sensor characteristics	. 88
		6.3.17	Comparators	. 88
		6.3.18	Timer characteristics	. 89
		6.3.19	Communications interfaces	. 91
7	Packa	age char	acteristics	98
	7.1	Package	mechanical data	98
		7.1.1	LQFP64 10 x 10 mm low profile quad flat package	. 98
		7.1.2	LQFP48 7 x 7 mm low profile quad flat package	101
		7.1.3	WLCSP36 0.4 mm pitch wafer-level chip scale package	104
		7.1.4	LQFP32 7 x 7 mm low profile quad flat package	106
		7.1.5	UFQFPN32 5 x 5 mm package	109
		7.1.6	TFBGA64 5 x 5 mm thin profile fine pitch ball grid array package	112
	7.2	Thermal	characteristics	114
		7.2.1	Reference document	115
8	Order	ing info	rmation	116
9	Revis	ion hist	ory	117

List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L051x6/x8 device features and peripheral counts	
Table 3.	Functionalities depending on the operating power supply range	
Table 4.	CPU frequency range depending on dynamic voltage scaling	
Table 5.	Functionalities depending on the working mode	
	(from Run/active down to standby)	. 17
Table 6.	STM32L0xx peripherals interconnect matrix	
Table 7.	Temperature sensor calibration values	
Table 8.	Internal voltage reference measured values	
Table 9.	Timer feature comparison	
Table 10.	Comparison of I2C analog and digital filters	
Table 11.	STM32L051x6/8 I ² C implementation	
Table 12.	USART implementation	
Table 13.	SPI/I2S implementation	
Table 14.	Legend/abbreviations used in the pinout table	
Table 15.	STM32L051x6/8 pin definitions	
Table 15.	Alternate function port A	
Table 10.	Alternate function port B	
Table 17.	Alternate function port C	
Table 16.		
	Alternate function port D	
Table 20.	Voltage characteristics	
Table 21.	Current characteristics	
Table 22.	Thermal characteristics	
Table 23.	General operating conditions	
Table 24.	Embedded reset and power control block characteristics	
Table 25.	Embedded internal reference voltage calibration values	
Table 26.	Embedded internal reference voltage	
Table 27.	Current consumption in Run mode, code with data processing running from Flash	. 55
Table 28.	Current consumption in Run mode vs code type,	
	code with data processing running from Flash	
Table 29.	Current consumption in Run mode, code with data processing running from RAM	. 57
Table 30.	Current consumption in Run mode vs code type,	
	code with data processing running from RAM	
Table 31.	Current consumption in Sleep mode	
Table 32.	Current consumption in Low-power Run mode	. 59
Table 33.	Current consumption in Low-power Sleep mode	
Table 34.	Typical and maximum current consumptions in Stop mode	
Table 35.	Typical and maximum current consumptions in Standby mode	. 62
Table 36.	Average current consumption during wakeup	
Table 37.	Peripheral current consumption in run or Sleep mode	. 63
Table 38.	Peripheral current consumption in Stop and Standby mode	. 64
Table 39.	Low-power mode wakeup timings	. 65
Table 40.	High-speed external user clock characteristics	. 66
Table 41.	Low-speed external user clock characteristics	. 67
Table 42.	HSE oscillator characteristics	
Table 43.	LSE oscillator characteristics	
Table 44.	16 MHz HSI16 oscillator characteristics	
Table 45.	LSI oscillator characteristics	



Table 46.	MSI oscillator characteristics	71
Table 47.	PLL characteristics	
Table 48.	RAM and hardware registers	
Table 49.	Flash memory and data EEPROM characteristics	
Table 50.	Flash memory and data EEPROM endurance and retention	74
Table 51.	EMS characteristics	75
Table 52.	EMI characteristics	
Table 53.	ESD absolute maximum ratings	76
Table 54.	Electrical sensitivities	
Table 55.	I/O current injection susceptibility	77
Table 56.	I/O static characteristics	78
Table 57.	Output voltage characteristics	80
Table 58.	I/O AC characteristics	81
Table 59.	NRST pin characteristics	82
Table 60.	ADC characteristics	83
Table 61.	R _{AIN} max for f _{ADC} = 14 MHz	85
Table 62.	ADC accuracy	85
Table 63.	Temperature sensor calibration values	88
Table 64.	Temperature sensor characteristics	88
Table 65.	Comparator 1 characteristics	88
Table 66.	Comparator 2 characteristics	89
Table 67.	TIMx characteristics	90
Table 68.	I2C analog filter characteristics	91
Table 69.	SPI characteristics in voltage Range 1	92
Table 70.	SPI characteristics in voltage Range 2	93
Table 71.	SPI characteristics in voltage Range 3	94
Table 72.	I2S characteristics	96
Table 73.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	99
Table 74.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	102
Table 75.	WLCSP36 0.4 mm pitch wafer-level chip scale package	
	mechanical data	104
Table 76.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package mechanical data	107
Table 77.	UFQFPN32, 5 x 5 mm, 32-pin package mechanical data	110
Table 78.	TFBGA64, 5 x 5 mm, 64-bump thin profile fine pitch ball grid array	
	package mechanical data	112
Table 79.	Thermal characteristics	114
Table 80.	STM32L051x6/8 ordering information scheme	116
Table 81.	Document revision history	



List of figures

Figure 1.	STM32L051x6/8 block diagram	
Figure 2.	Clock tree	
Figure 3.	STM32L051x6/8 LQFP64 pinout - 10 x 10 mm	
Figure 4.	STM32L051x6/8 TFBGA64 ballout - 5x 5 mm	
Figure 5.	STM32L051x6/8 LQFP48 pinout - 7 x 7 mm	
Figure 6.	STM32L051x6/8 WLCSP36 ballout	
Figure 7.	STM32L051x6/8 LQFP32 pinout	
Figure 8.	STM32L051x6/8 UFQFPN32 pinout	
Figure 9.	Memory map	45
Figure 10.	Pin loading conditions	46
Figure 11.	Pin input voltage	46
Figure 12.	Power supply scheme	47
Figure 13.	Current consumption measurement scheme	47
Figure 14.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSE, 1WS	56
Figure 15.	IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from	
	Flash memory, Range 2, HSI16, 1WS	56
Figure 16.	IDD vs VDD, at TA= 25/55/ 85/105 °C, Low-power run mode, code running	
	from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS	60
Figure 17.	IDD vs VDD, at TA= 25/55/ 85/105 °C, Stop mode with RTC enabled	
_	and running on LSE Low drive	61
Figure 18.	IDD vs VDD, at TA= 25/55/85/105 °C, Stop mode with RTC disabled,	
	all clocks off	61
Figure 19.	High-speed external clock source AC timing diagram	66
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 21.	HSE oscillator circuit diagram	
Figure 22.	Typical application with a 32.768 kHz crystal	
Figure 23.	HSI16 minimum and maximum value versus temperature	
Figure 24.	VIH/VIL versus VDD (CMOS I/Os)	
Figure 25.	VIH/VIL versus VDD (TTL I/Os)	
Figure 26.	I/O AC characteristics definition	
Figure 27.	Recommended NRST pin protection	
Figure 28.	ADC accuracy characteristics	
Figure 29.	Typical connection diagram using the ADC	
Figure 30.	Power supply and reference decoupling (V _{RFF+} not connected to V _{DDA})	
Figure 31.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 32.	SPI timing diagram - slave mode and CPHA = 0	
Figure 33.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	95
Figure 34.		
Figure 35.	SPI timing diagram - master mode ⁽¹⁾	97
Figure 36.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	97
Figure 37.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	
Figure 38.	LQFP64 recommended footprint	
Figure 39.	LQFP64 marking (package top view)	
Figure 40.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline	
Figure 41.	LQFP48 recommended footprint	
Figure 42.	LQFP48 marking (package top view)	
Figure 43.	WLCSP36 0.4 mm pitch wafer-level chip scale package outline	
5		



STM32L051x6 STM32L051x8

Figure 44.	LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline	. 106
Figure 45.	LQFP32 recommended footprint	. 107
Figure 46.	LQFP32 marking (package top view)	. 108
Figure 47.	UFQFPN32, 5 x 5 mm, 32-pin package outline	. 109
Figure 48.	UFQFPN32 recommended footprint	. 110
Figure 49.	UFQFPN32 marking (package top view)	. 111
Figure 50.	TFBGA64, 5 x 5 mm, 64-bump thin profile fine pitch ball grid array	
	package outline	. 112
Figure 51.	TFBGA64 marking (package top view)	. 113
Figure 52.	Thermal resistance	. 115



1 Introduction

The ultra-low-power STM32L051x6/8 family includes devices in 6 different package types: from 48 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L051x6/8 microcontrollers suitable for a wide range of applications:

- Gas/water meters and industrial sensors
- Healthcare and fitness equipment
- Remote control and user interface
- PC peripherals, gaming, GPS equipment
- Alarm system, wired and wireless sensors, video intercom

This STM32L051x6/8 datasheet should be read in conjunction with the STM32L0x1xx reference manual (RM0377).

For information on the ARM[®] Cortex[®]-M0+ core please refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the device family.



2 Description

The access line ultra-low-power STM32L051x6/8 family incorporates the high-performance ARM® Cortex®-M0+ 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (64 Kbytes of Flash program memory, 2 Kbytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L051x6/8 devices provide high power efficiency for a wide range of performance. It is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.

The STM32L051x6/8 devices offer several analog features, one 12-bit ADC with hardware oversampling, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), three general-purpose 16-bit timers and one basic timer, one RTC and one SysTick which can be used as timebases. They also feature two watchdogs, one watchdog with independent clock and window capability and one window watchdog based on bus clock.

Moreover, the STM32L051x6/8 devices embed standard and advanced communication interfaces: up to two I2Cs, two SPIs, one I2S, two USARTs, a low-power UART (LPUART), .

The STM32L051x6/8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L051x6/8 devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +105 °C temperature range, extended to 125 °C in low-power dissipation state. A comprehensive set of power-saving modes allows the design of low-power applications.







2.1 Device overview

Table 2. Ultra-low-power STM32L051x6/x8 device features and peripheral counts

Peripheral		STM32 L051K6	STM32 L051T6	STM32 L051C6	STM32 L051R6	STM32 L051K8	STM32 L051T8	STM32 L051C8	STM32 L051R8	
Flash (Kbytes)		32					6	4		
Data EEPROM	(Kbytes)		2	2			2	2		
RAM (Kbytes)			8	3			8	3		
	General- purpose		3	3			3	3		
Timers	Basic		1	1			•	1		
	LPTIMER		1	I			,	1		
RTC/SYSTICK	/IWDG/WWDG		1/1/	/1/1			1/1	/1/1		
	SPI/(I2S)	1/(0)	1/(0)	2/(1)	2/(1)	1/(0)	1/(1)	2/(1)	2/(1)	
Communicati	I ² C	1	2	2	2	1	2	2	2	
on interfaces	USART		2	2		2				
	LPUART	0	1	1	1	0	1	1	1	
GPIOs		27 ⁽¹⁾	29	37	51 ⁽²⁾	27 ⁽¹⁾	29	37	51 ⁽²⁾	
Clocks: HSE/LSE/HSI/I	MSI/LSI	0/1/1/1/1	1/1/1/1/ 1	1/1/1/1/1	1/1/1/1/1	0/1/1/1/1	1/1/1/1/ 1	1/1/1/1/1	1/1/1/1/1	
12-bit synchro Number of cha		1 10	1 10	1 10	1 16 ⁽²⁾	1 10	1 10	1 10	1 16 ⁽²⁾	
Comparators		2					2			
Max. CPU frequency		32 MHz								
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option								
Operating tem	Ambient temperature: –40 to +105 °C Junction temperature: –40 to +125 °C									
Packages		LQFP32, UFQFPN 32	WLCS P36	LQFP48	LQFP64 TFBGA 64	LQFP32, UFQFPN 32	WLCS P36	LQFP48	LQFP64 TFBGA 64	

^{1.} LQFP32 has two GPIOs, less than UFQFPN32 (27).

^{2.} TFBGA64 has one GPIO, one ADC input and one capacitive sensing channel less than LQFP64.




Figure 1. STM32L051x6/8 block diagram



2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of core and features, from proprietary 8-bit core to up ARM® Cortex®-M3, including ARM® Cortex®-M0+. The STM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 Ultra-low-power series are the best solution for applications such as gaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power Run mode, operational amplifiers, AES 128-bit, DAC, crystal-less USB and many other definitely help you building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this unprecedented scalability, your legacy application can be upgraded to respond to the latest market feature and efficiency requirements.



3 **Functional overview**

3.1 Low-power modes

The ultra-low-power STM32L051x6/8 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V_{DD} range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the lowspeed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In Lowpower run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE crystal and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event



(if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup events, the USART/I2C/LPUART/LPTIMER wakeup events.

• Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 3.5 μ s, the processor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comparator 1 event or comparator 2 event (if internal reference voltage is on). It can also be wakened by the USART/I2C/LPUART/LPTIMER wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).

The device exits Standby mode in $60 \mu s$ when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.



Note:

Table 3. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range					
Operating power supply range	ADC operation	Dynamic voltage scaling range	I/O operation			
V _{DD} = 1.65 to 1.71 V	ADC only, conversion time up to 570 Msps	Range 2 or range 3	Degraded speed performance			
V _{DD} = 1.71 to 1.8 V ⁽¹⁾	ADC only, conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Degraded speed performance			
V_{DD} = 1.8 to 2.0 $V^{(1)}$	Conversion time up to 1.14 Msps	Range1, range 2 or range 3	Degraded speed performance			
V _{DD} = 2.0 to 2.4 V	Conversion time up to 1.14 Msps	Range 1, range 2 or range 3	Full speed operation			
V _{DD} = 2.4 to 3.6 V Conversion tim to 1.14 Msps		Range 1, range 2 or range 3	Full speed operation			

CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5
µs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, you can switch from 4.2
MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3



Table 5. Functionalities depending on the working mode (from Run/active down to standby) ⁽¹⁾

	·		Low-	Low-		Stop		Standby	
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability	
CPU	Υ		Y						
Flash memory	0	0	0	0					
RAM	Y	Υ	Υ	Υ	Υ		I		
Backup registers	Y	Y	Υ	Υ	Υ		Υ		
EEPROM	0	0	0	0			1		
Brown-out reset (BOR)	0	0	0	0	0	0	0	0	
DMA	0	0	0	0			-		
Programmable Voltage Detector (PVD)	0	0	0	0	0	0	-		
Power-on/down reset (POR/PDR)	Y	Y	Y	Y	Υ	Y	Υ	Y	
High Speed Internal (HSI)	0	0			(2)				
High Speed External (HSE)	0	0	0	0					
Low Speed Internal (LSI)	0	0	0	0	0		0		
Low Speed External (LSE)	0	0	0	0	0		0		
Multi-Speed Internal (MSI)	0	0	Y	Y					
Inter-Connect Controller	Y	Y	Y	Y	Υ				
RTC	0	0	0	0	0	0	0		
RTC Tamper	0	0	0	0	0	0	0	0	
Auto WakeUp (AWU)	0	0	0	0	0	0	0	0	
USART	0	0	0	0	O ⁽³⁾	0			
LPUART	0	0	0	0	O ⁽³⁾	0	I		
SPI	0	0	0	0					
I2C	0	0	0	0	O ⁽⁴⁾	0			
ADC	0	0	0	0					
Temperature sensor	0	0	0	0	0		ŀ		



1 μA (with RTC)

V_{DD}=3.0 V

 $0.85~\mu A$ (with

RTC) V_{DD} =3.0 V

(from Run/active down to standby) (continued)(1)								
	Low- Low-		Stop		Standby			
IPs	Run/Active	Sleep	power run	power sleep		Wakeup capability		Wakeup capability
Comparators	0	0	0	0	0	0		
16-bit timers	0	0	0	0				
LPTIMER	0	0	0	0	0	0		
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0				
SysTick Timer	0	0	0	0				
GPIOs	0	0	0	0	0	0		2 pins
Wakeup time to Run mode	0 µs	0.36 µs	3 µs	32 µs	3.5 µs			50 µs
						4 μΑ (No) V _{DD} =1.8 V		28 μΑ (No) V _{DD} =1.8 V
Consumption	Down to	Down to	Down to	Down to		B μA (with) V _{DD} =1.8 V		5 μΑ (with) V _{DD} =1.8 V
V _{DD} =1.8 to 3.6 V (Typ)	140 μA/MHz (from Flash)	37 μA/MHz (from Flash)	8 μΑ	4.5 μA	0.4 μA (No RTC) V _{DD} =3.0 V			

Table 5. Functionalities depending on the working mode (from Pun/active down to standby) (continued)(1)

- 2. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- 3. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep running
- 4. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up the HSI during reception.

3.2 Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Legend:

[&]quot;Y" = Yes (enable).
"O" = Optional can be enabled/disabled by software)
"-" = Not available

Interconnect source	Interconnect destination	Interconnect action	Run Sleep		Low- power run	Low- power sleep	Stop
TIM2,TIM21, TIM22		Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	-
COMPx	LPTIM	Timer input channel, trigger from analog signals comparison	Y	Y	Y	Y	Y
TIMx	TIMx	Timer triggered by other timer	Y	Υ	Y	Y	-
RTC	TIM21	Timer triggered by Auto wake-up	Y	Y	Y	Y	-
RIC	LPTIM	Timer triggered by RTC event	Υ	Υ	Y	Y	Υ
All clock source	TIMx	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-
TIMx		Timer input channel and trigger	Y	Y	Y	Y	ı
GPIO	LPTIM	Timer input channel and trigger	Y	Y	Y	Y	Υ
	ADC	Conversion trigger	Υ	Υ	Y	Y	-

Table 6. STM32L0xx peripherals interconnect matrix

3.3 ARM® Cortex®-M0+ core with MPU

The Cortex-M0+ processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded ARM core, the STM32L051x6/8 are compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L051x6/8 embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt Controller (NVIC), to deliver industry-leading interrupt performance. The NVIC:

- includes a Non-Maskable Interrupt (NMI)
- provides zero jitter interrupt option
- provides four interrupt priority levels

The tight integration of the processor core and NVIC provides fast execution of Interrupt Service Routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to enter rapidly stop or standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

3.4 Reset and supply management

3.4.1 Power supply schemes

- V_{DD} = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC is used). V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The deviceshave an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

Two versions are available:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the V_{DD} threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the



power ramp-up should guarantee that 1.65 V is reached on V_{DD} at least 1 ms after it exits the POR area.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The devices feature an embedded programmable voltage detector (PVD) that monitors the $V_{DD/VDDA}$ power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when $V_{DD/VDDA}$ drops below the V_{PVD} threshold and/or when $V_{DD/VDDA}$ is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 KHz oscillator, RCC CSR).

3.4.4 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1(PA9, PA10), SPI1(PA4, PA5, PA6, PA7) or SPI2(PB12, PB13, PB14, PB15) and USART2(PA2, PA3). See STM32™ microcontroller system memory boot mode AN2606 for details.

3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

• Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources can be used to drive the master clock SYSCLK:

- 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
- Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
 When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources that can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

RTC clock source

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

Clock security system (CSS)

This feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled. Another clock security system can be enabled, in case of failure of the LSE it provides an interrupt or wakeup event which is generated if enabled.

Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.



@V33 Enable Watchdog Watchdog LS Legend: HSE = High-speed external clock signal HSI = High-speed internal clock signal LSI = Low-speed internal clock signal LSI RC LSI tempo RTCSEL LSE = Low-speed external clock signal MSI = Multispeed internal clock signal RTC LSE tempo LSE OSC LSU LSD LSD @V18 1 MHz MCOSEL @V33 ADC enable LSI MSI RC ADCCLK МSI Level shifters / 1,2,4,8,16 MCO @V18 not deepsleep / 2,4,8,16 @V33 CK_PWR not deepsleep HSI16 RC rchs HSI16 Level shifters / 1,4 FCLK not (sleep or deepsleep) System Clock HCLK not (sleep or deepsleep)-- / 8 MSI TIMxCLK @V33 HSI16 AHB HSE OSC PRESC HSE PCLK1 to APB1 Level shifters _{@V33} PLLCLK APB1 PRESC @V18 ck_pllin PLL / 1,2,4,8,16 LSU Peripheral @V33 3,4,6,8,12,16, clock enable to TIMx 24,32,48 If (APB1 presc=1) x1 else x2) 1 MHz Clock / 2,3,4 Detector Level shifters Peripheral @V_{DDCORE} HSE present or not Clock clock enable PCLK2 to APB2 LSD 32 MHz Source APB2 PRESC max. Control / 1,2,4,8,16 Peripheral clock enable to TIMx If (APB2 presc=1) x1 else x2) Peripherals LSI enable LPTIMCLK LSE Peripherals enable HSI16 SYSCLK PCLK LPUART/ UARTCLK Peripherals enable I2C1CLK MSv34747V1

Figure 2. Clock tree

3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. Its main features are the following:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wake up from Stop and Standby mode capability
- Periodic wakeup from Stop and Standby with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- 2 anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 37 kHz)
- The high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated IO bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 28 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 configurable interrupt/event lines. The 12 other lines are connected to PVD, RTC, USARTs, LPUART, LPTIMER or comparator events.



3.8 Memories

The STM32L051x6/8 devices have the following features:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 32 or 64 Kbytes of embedded Flash program memory
 - 2 Kbytes of data EEPROM
 - Information block containing 32 user and factory options bytes plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (with 4 Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected.
 - The Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- **Level 2**: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

The firewall protects parts of code/data from access by the rest of the code that is executed outside of the protected area. The granularity of the protected code segment or the non-volatile data segment is 256 bytes (Flash or EEPROM) against 64 bytes for the volatile data segment (RAM).

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.9 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, LPUART, general-purpose timers, and ADC.

3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L051x6/8 device. It has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.



The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 MSPS even with a low CPU speed. The ADC consumption is low at all frequencies (\sim 25 μ A at 10 kSPS, \sim 200 μ A at 1MSPS). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits (see AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Temperature sensor

The temperature sensor (T_{SENSE}) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TSENSE_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TSENSE_CAL2	TS ADC raw data acquired at temperature of 130 °C V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 7. Temperature sensor calibration values

3.11.1 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (when no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.



Table 8. Internal voltage reference measured values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C	0x1FF8 0078 - 0x1FF8 0079
	V _{DDA} = 3 V	

3.12 Ultra-low-power comparators and reference voltage

The STM32L051x6/8 embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with ultra low consumption
- One comparator with rail-to-rail inputs, fast or slow mode.
- The threshold can be one of the following:
 - External I/O pins
 - Internal reference voltage (V_{REFINT})
 - submultiple of Internal reference voltage(1/4, 1/2, 3/4) for the rail to rail comparator.

Both comparators can wake up the devices from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.13 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21, TIM22 and LPTIM timer input captures. It also controls the routing of internal analog signals to ADC, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.14 Timers and watchdogs

The ultra-low-power STM32L051x6/8 devices include three general-purpose timers, one low-power timer (LPTM), one basic timer, two watchdog timers and the SysTick timer.

Table 9 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21, TIM22	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No
TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 9. Timer feature comparison

3.14.1 General-purpose timers (TIM2, TIM21 and TIM22)

There are three synchronizable general-purpose timers embedded in the STM32L051x6/8 devices (see *Table 9* for differences).

TIM₂

TIM2 is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler. It features four independent channels each for input capture/output compare, PWM or one-pulse mode output.

The TIM2 general-purpose timers can work together or with the TIM21 and TIM22 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21 and TIM22

TIM21 and TIM22 are based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. They have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together and be synchronized with the TIM2, full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.14.2 Low-power Timer (LPTIM)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application)
- Programmable digital glitch filter
- Encoder mode

3.14.3 Basic timer (TIM6)

This timer can be used as a generic 16-bit timebase.

3.14.4 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.14.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.6 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15 Communication interfaces

3.15.1 I²C bus

Up to two I²C interfaces (I2C1, I2C2) can operate in multimaster or slave modes. All I²C interfaces can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to 400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.

All I²C interfaces support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

rabio 101 comparison of 120 and digital intolo			
	Analog filter	Digital filter	
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks	
Benefits	Available in Stop mode	Extra filtering capability vs. standard requirements. Stable length	
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.	

Table 10. Comparison of I2C analog and digital filters

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

All I2C interfaces can be served by the DMA controller.

Refer to Table 11 for the differences between I2C interfaces.

Table 11. STM32L051x6/8 I²C implementation

I2C features ⁽¹⁾	I2C1	I2C2
7-bit addressing mode	Х	Х
10-bit addressing mode	Х	Х
Standard mode (up to 100 kbit/s)	Х	Х
Fast mode (up to 400 kbit/s)	Х	Х
Fast Mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	X ⁽²⁾
Independent clock	Х	-
SMBus	Х	-
Wakeup from STOP	Х	-

^{1.} X = supported.

^{2.} See for the list of I/Os that feature Fast Mode Plus capability

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

The two USART interfaces (USART1, USART2) are able to communicate at speeds of up to 4 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. They also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability, auto baud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode.

All USART interfaces can be served by the DMA controller.

Table 12 for the supported modes and features of USART interfaces.

USART modes/features⁽¹⁾ **USART1 and USART2** Hardware flow control for modem Χ Χ Continuous communication using DMA Multiprocessor communication Χ Synchronous mode Х Smartcard mode Χ Single-wire half-duplex communication Х IrDA SIR ENDEC block Χ Х I IN mode Dual clock domain and wakeup from Stop mode Χ Χ Receiver timeout interrupt Χ Modbus communication Χ Auto baud rate detection (4 modes) Χ **Driver Enable**

Table 12. USART implementation

3.15.3 Low-power universal asynchronous receiver transmitter (LPUART)

The devices embed one Low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode. The Wakeup events from Stop mode are programmable and can be:

- Start bit detection
- Or any received data frame
- Or a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while



^{1.} X = supported.

having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.15.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

One standard I2S interfaces (multiplexed with SPI2) is available. It can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the I2S interfaces is configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The SPIs can be served by the DMA controller.

Refer to *Table 13* for the differences between SPI1 and SPI2.

SPI features ⁽¹⁾	SPI1	SPI2	
Hardware CRC calculation	X	X	
Rx/Tx FIFO	Х	Х	
NSS pulse mode	X	Х	
I2S mode	-	Х	
TI mode	X	Х	

Table 13. SPI/I2S implementation

3.16 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.17 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



^{1.} X = supported.

4 Pin descriptions




Figure 3. STM32L051x6/8 LQFP64 pinout - 10 x 10 mm

1. The above figure shows the package top view.




Figure 4. STM32L051x6/8 TFBGA64 ballout - 5x 5 mm

1. The above figure shows the package bump view.




Figure 5. STM32L051x6/8 LQFP48 pinout - 7 x 7 mm

1. The above figure shows the package top view.

5 3 2 1 6 PC14 PA13 Α (VDD PB7 PB4 (PA15 OSC32 PC15-В PB6 PB3 (PB8 PA14 (PA12 OSC32 (BOO T0 (PA10 NRST PB5 PB1 (PA11 С D (VDDA) PA0 PB0 (PB11) PA9 vss Ε VREF PB10 PA2 PA4 PA6 PA8 PA5 PA7 PB2 PA1 (PA3 VDD F MSv34781V1

Figure 6. STM32L051x6/8 WLCSP36 ballout

1. The above figure shows the package bump view.

VSS BOOT0 PB7 PB6 PB5 PB4 PB3 32 31 30 29 28 27 26 25 24 PA14 VDD ☐1 PC14-OSC_IN 2 23 PA13 22 PA12 PC15-OSC32_OUT 3 21 PA11 NRST □4 QFN32 VDDA ☐5 20 PA10 PA0 ☐6 19 PA9 18 PA8 PA1 ☐7 175 VDD РА2 Ц8 MSv35429V

Figure 7. STM32L051x6/8 LQFP32 pinout

1. The above figure shows the package top view.




Figure 8. STM32L051x6/8 UFQFPN32 pinout

1. The above figure shows the package top view.

Table 14. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition		
Pin name	Unless otherwise specified in brackets below the pin name, the pin function dur and after reset is the same as the actual pin name			
	S	Supply pin		
Pin type	I	Input only pin		
	I/O	Input / output pin		

47/

Table 14. Legend/abbreviations used in the pinout table (continued)

Nar	ne	Abbreviation	Definition				
		FT	5 V tolerant I/O				
I/O stru	icture	TC	Standard 3.3V I/O				
1/0 5110	iciuie	В	Dedicated BOOT0 pin				
		RST	Bidirectional reset pin with embedded weak pull-up resistor				
Not	es	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset.					
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers					
FIITIUIICIIOIIS	Additional functions	Functions directly selected	ed/enabled through peripheral registers				

Table 15. STM32L051x6/8 pin definitions

		Pin N	umber	,							
LQFP32	UFQFPN32 ⁽¹⁾	WLCSP36 ⁽²⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	1	1	B2	VDD	S				
-	-	-	2	2	A2	PC13- ANTI_TAMP	I/O	FT			RTC_TAMP1/ RTC_TS/ RTC_OUT/ WKUP2
2	2	A6	3	3	A1	PC14- OSC32_IN	I/O	FT			OSC32_IN
3	3	В6	4	4	B1	PC15- OSC32_OUT	I/O	тс			OSC32_OUT
-	-	-	5	5	C1	PH0-OSC_IN	I/O	TC			OSC_IN
-	-	-	6	6	D1	PH1- OSC_OUT	I/O	тс			OSC_OUT
4	4	C6	7	7	E1	NRST	I/O	RST			
-	-	-	-	8	E3	PC0	I/O	FT		LPTIM1_IN1, EVENTOUT	ADC_IN10

Table 15. STM32L051x6/8 pin definitions (continued)

		Pin N	umber	•							
LQFP32	UFQFPN32 ⁽¹⁾	WLCSP36 ⁽²⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	-	9	E2	PC1	I/O	FT		LPTIM1_OUT, EVENTOUT	ADC_IN11
-	-	-	-	10	F2	PC2	I/O	FT		LPTIM1_IN2, SPI2_MISO/I2S2_MCK	ADC_IN12
-	-	-	-	11	-	PC3	I/O	FT		LPTIM1_ETR, SPI2_MOSI/I2S2_SD	ADC_IN13
-	-	-	8	12	F1	VSSA	S				
-	-	E6	-	-	G1	VREF+	S				
5	5	D5	9	13	H1	VDDA	S				
6	6	D4	10	14	G2	PA0	I/O	тс		TIM2_CH1, USART2_CTS, TIM2_ETR, COMP1_OUT	COMP1_INM6, ADC_IN0, RTC_TAMP2/W KUP1
7	7	F6	11	15	H2	PA1	I/O	FT		EVENTOUT, TIM2_CH2, USART2_RTS, TIM21_ETR	COMP1_INP, ADC_IN1
8	8	E5	12	16	F3	PA2	I/O	FT		TIM21_CH1, TIM2_CH3, USART2_TX, COMP2_OUT	COMP2_INM6, ADC_IN2
9	9	F5	13	17	G3	PA3	I/O	FT		TIM21_CH2, TIM2_CH4, USART2_RX	COMP2_INP, ADC_IN3
-	-	-	-	18	C2	VSS	S				
-	-	-	-	19	D2	VDD	S				
10	10	E4	14	20	НЗ	PA4	I/O	TC	(3)	SPI1_NSS, USART2_CK, TIM22_ETR	COMP1_INM4, COMP2_INM4, ADC_IN4
11	11	F4	15	21	F4	PA5	I/O	тс		SPI1_SCK, TIM2_ETR, TIM2_CH1	COMP1_INM5, COMP2_INM5, ADC_IN5



Table 15. STM32L051x6/8 pin definitions (continued)

		Pin N	umber	•		71110220017070					
LQFP32	UFQFPN32 ⁽¹⁾	WLCSP36 ⁽²⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
12	12	E3	16	22	G4	PA6	I/O	FT		SPI1_MISO, USART3_CTS, TIM22_CH1, EVENTOUT, COMP1_OUT	ADC_IN6
13	13	F3	17	23	H4	PA7	I/O	FT		SPI1_MOSI, TIM22_CH2, EVENTOUT, COMP2_OUT	ADC_IN7
-	-	-	-	24	H5	PC4	I/O	FT		EVENTOUT, USART3_TX	ADC_IN14
-	-	-	-	25	H6	PC5	I/O	TC		USART3_RX,	ADC_IN15
14	14	D3	18	26	F5	PB0	I/O	FT		EVENTOUT	ADC_IN8, VREF_OUT
15	15	C3	19	27	G5	PB1	I/O	FT		USART3_RTS	ADC_IN9, VREF_OUT
-	16	F2	20	28	G6	PB2	I/O	FT		LPTIM1_OUT	
-	-	E2	21	29	G7	PB10	I/O	FT		TIM2_CH3, USART3_TX, SPI2_SCK, I2C2_SCL	
-	-	D2	22	30	H7	PB11	I/O	FT		EVENTOUT, TIM2_CH4, USART3_RX, I2C2_SDA	
16	-	-	23	31	D6	VSS	S				
17	17	F1	24	32	E6	VDD	S				
-	-	-	25	33	Н8	PB12	I/O	FT		SPI2_NSS/I2S2_WS, USART3_RTS, I2C2_SMBA, EVENTOUT	
-	-	-	26	34	G8	PB13	I/O	FTf		SPI2_SCK/I2S2_CK, USART3_CTS, I2C2_SCL, TIM21_CH1	

Table 15. STM32L051x6/8 pin definitions (continued)

		Pin N	umber			51W32LU51X6/8	P			(continuou)	
LQFP32	UFQFPN32 ⁽¹⁾	WLCSP36 ⁽²⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	27	35	F8	PB14	I/O	FTf		SPI2_MISO/I 2S2_MCK, RTC_OUT, USART3_RTS, I2C2_SDA, TIM21_CH2	
-	-	-	28	36	F7	PB15	I/O	FT		SPI2_MOSI/I2S2_SD, RTC_REFIN	
-	-	-	-	37	F6	PC6	I/O	FT		TIM22_CH1	
-	-	-	-	38	E7	PC7	I/O	FT		TIM22_CH2	
-	-	-	-	39	E8	PC8	I/O	FT		TIM22_ETR	
-	-	-	-	40	D8	PC9	I/O	FT		TIM21_ETR	
18	18	E1	29	41	D7	PA8	I/O	FT		MCO, EVENTOUT, USART1_CK	
19	19	D1	30	42	C7	PA9	I/O	FT		MCO, USART1_TX	
20	20	C1	31	43	C6	PA10	I/O	FT		USART1_RX	
21	21	C2	32	44	C8	PA11	I/O	FT		SPI1_MISO, EVENTOUT, USART1_CTS, COMP1_OUT	
22	22	B1	33	45	B8	PA12	I/O	FT		SPI1_MOSI, EVENTOUT, USART1_RTS, COMP2_OUT	
23	23	A1	34	46	A8	PA13	I/O	FT		SWDIO	
-	-	-	35	47	D5	VSS	S				
-	-	-	36	48	E5	VDDIO2	S				
24	24	B2	37	49	A7	PA14	I/O	FT		SWCLK, USART2_TX	
25	25	A2	38	50	A6	PA15	I/O	FT		SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	

Table 15. STM32L051x6/8 pin definitions (continued)

		Pin N	umber							(continued)	
LQFP32	UFQFPN32 ⁽¹⁾	WLCSP36 ⁽²⁾	LQFP48	LQFP64	TFBGA64	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	ı	ı	-	51	В7	PC10	I/O	FT		USART3_TX	
-	-	-	-	52	В6	PC11	I/O	FT		USART3_RX	
-	-	-	-	53	C5	PC12	I/O	FT			
-	-	1	-	54	B5	PD2	I/O	FT		USART3_RTS	
26	26	В3	39	55	A5	PB3	I/O	FT		SPI1_SCK, TIM2_CH2, EVENTOUT	COMP2_INN
27	27	А3	40	56	A4	PB4	I/O	FT		SPI1_MISO, EVENTOUT, TIM22_CH1	COMP2_INP
28	28	C4	41	57	C4	PB5	I/O	FT		SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA, TIM22_CH2	COMP2_INP
29	29	B4	42	58	D3	PB6	I/O	FTf		USART1_TX, I2C1_SCL, LPTIM1_ETR	COMP2_INP
30	30	A4	43	59	C3	PB7	I/O	FTf		USART1_RX, I2C1_SDA, LPTIM1_IN2	COMP2_INP, PVD_IN
31	31	C5	44	60	В4	воото	В				
-	32	B5	45	61	В3	PB8	I/O	FTf		I2C1_SCL	
-	-	-	46	62	A3	PB9	I/O	FTf		EVENTOUT, I2C1_SDA, SPI2_NSS/I2S2_WS	
32	-	D6	47	63	D4	VSS	S				
1	1	A5	48	64	E4	VDD	S				

^{1.} VSS pins are connected to the exposed pad (see Figure 47: UFQFPN32, 5 x 5 mm, 32-pin package outline).

^{2.} PB9/12/13/14/15, PH0/1 and PC13 GPIOs should be configured as output and driven Low, even if they are not available on this package.

^{3.} PA4 offers a reduced touch sensing sensitivity. It is thus recommended to use it as sampling capacitor I/O.

				Table 16. Alte	rnate function	port A			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
Po	ort	SPI1/TIM21/SYS_A F/EVENTOUT/	-	TIM2/ EVENTOUT/	EVENTOUT	USART1/2/3	TIM2/21/22	EVENTOUT	COMP1/2
	PA0			TIM2_CH1		USART2_CTS	TIM2_ETR		COMP1_OUT
	PA1	EVENTOUT		TIM2_CH2		USART2_RTS	TIM21_ETR		
	PA2	TIM21_CH1		TIM2_CH3		USART2_TX			COMP2_OUT
	PA3	TIM21_CH2		TIM2_CH4		USART2_RX			
	PA4	SPI1_NSS				USART2_CK	TIM22_ETR		
	PA5	SPI1_SCK		TIM2_ETR			TIM2_CH1		
	PA6	SPI1_MISO				LPUART_CTS	TIM22_CH1	EVENTOUT	_OUT
Port A	PA7	SPI1_MOSI					TIM22_CH2	EVENTOUT	COMP2_OUT
Port A	PA8	MCO			EVENTOUT	USART1_CK			
	PA9	MCO				USART1_TX			
	PA10					USART1_RX			
	PA11	SPI1_MISO		EVENTOUT		USART1_CTS			COMP1_OUT
	PA12	SPI1_MOSI		EVENTOUT		USART1_RTS			COMP2_OUT
	PA13	SWDIO							
	PA14	SWCLK				USART2_TX			
	PA15	SPI1 NSS		TIM2 ETR	EVENTOUT	USART2 RX	TIM2 CH1		





Table 17. Alternate function port B

		AF0	AF1	AF2	AF3	AF4	AF5	AF6
Pe	ort	SPI1/SPI2/I2S2/ USART1/ EVENTOUT/	I2C1	LPUART/LPTIM /TIM2/SYS_AF/ EVENTOUT	I2C1	I2C1/TIM22/ EVENTOUT/ LPUART	SPI2/I2S2/I2C2	I2C2/TIM21/ EVENTOUT
	PB0	EVENTOUT						
	PB1					LPUART_RTS		
	PB2			LPTIM1_OUT				
	PB3	SPI1_SCK		TIM2_CH2		EVENTOUT		
	PB4	SPI1_MISO		EVENTOUT		TIM22_CH1		
	PB5	SPI1_MOSI		LPTIM1_IN1	I2C1_SMBA	TIM22_CH2		
	PB6	USART1_TX	I2C1_SCL	LPTIM1_ETR				
	PB7	USART1_RX	I2C1_SDA	LPTIM1_IN2				
Port B	PB8					I2C1_SCL		
	PB9			EVENTOUT		I2C1_SDA	SPI2_NSS/I2S2_ WS	
	PB10			TIM2_CH3		LPUART_TX	SPI2_SCK	I2C2_SCL
	PB11	EVENTOUT		TIM2_CH4		LPUART_RX		I2C2_SDA
	PB12	SPI2_NSS/I2S2_WS		LPUART_RTS			I2C2_SMBA	EVENTOUT
	PB13	SPI2_SCK/I2S2_CK				LPUART_CTS	I2C2_SCL	TIM21_CH1
	PB14	SPI2_MISO/I2S2_MCK		RTC_OUT		LPUART_RTS	I2C2_SDA	TIM21_CH2
	PB15	SPI2_MOSI/I2S2_SD		RTC_REFIN				

Pin descriptions

Table '	18. A	Iternate	function	port C
---------	-------	----------	----------	--------

D		AF0	AF1	AF2
	ort	LPUART/LPTIM/TIM21/12/EVENTOUT	-	SPI2/I2S2/LPUART/EVENTOUT
	PC0	LPTIM1_IN1		EVENTOUT
	PC1	LPTIM1_OUT		EVENTOUT
	PC2	LPTIM1_IN2		SPI2_MISO/I2S2_MCK
	PC3	LPTIM1_ETR		SPI2_MOSI/I2S2_SD
	PC4	EVENTOUT		LPUART_TX
	PC5			LPUART_RX
	PC6	TIM22_CH1		
Port C	PC7	TIM22_CH2		
Port C	PC8	TIM22_ETR		
	PC9	TIM21_ETR		
	PC10	LPUART_TX		
	PC11	LPUART_RX		
	PC12			
	PC13			
	PC14			
	PC15			

Table 19. Alternate function port D

P	ort	AF0	AF1
1.	ort	LPUART	·
Port D	PD2	LPUART_RTS	



5 Memory mapping

0xFFFF FFFF 0x5000 1FFF IOPORT 0xE010 0000 Cortex-M0+ peripherals 0x5000 0000 0xE000 0000 reserved 6 0xC000 0000 0x4002 63FF 5 AHB 0x4002 0000 0xA000 0000 reserved 0x4001 8000 4 0x1FFF FFFF Option bytes APB2 0x8000 0000 0x4001 0000 System memory 3 0x4000 8000 APB1 0x6000 0000 0x4000 0000 reserved 2 Peripherals 0x4000 0000 Flash system 0x2000 0000 0x0800 0000 reserved CODE 0 Flash, system memory or SRAM, 0x0000 0000 demending on BOOT configuration 0x0000 0000 Reserved MS34761V1

Figure 9. Memory map

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.65 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.



6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF + 1 × 10 μ F V_{DDA} V_{DDA} V_{REF} 100 nF Analog: RC,PLL,COMP, + 1 µF ADC V_{REF} V_{SSA} MSv34740V1

Figure 12. Power supply scheme

6.1.7 Current consumption measurement




Figure 13. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 20: Voltage characteristics*, *Table 21: Current characteristics*, and *Table 22: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 20. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} , V_{DDIO2} , V_{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on FT and FTf pins	V _{SS} - 0.3	V _{DD} +4.0	
V _{IN} (2)	Input voltage on TC pins	V _{SS} - 0.3	4.0	V
, IV.	Input voltage on BOOT0	V _{SS}	V _{DD} + 4.0	
	Input voltage on any other pin	V _{SS} - 0.3	4.0	
ΔV _{DD}	Variations between different V _{DD} /V _{DDA} power pins ⁽³⁾	-	50	mV
ΔV _{SS}	Variations between all different ground pins	-	50	
V _{REF+} –V _{DDA}	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	٧
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.11	

^{1.} All main power (V_{DD} , V_{DDIO2} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

57

^{2.} VIN maximum must always be respected. Refer to Table 21 for maximum allowed injected current values.

It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. V_{DDIO2} is independent from V_{DD} and V_{DDA}: its value does not need to respect this rule.

Table 21. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI _{VDD} ⁽²⁾	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105	
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FTf pins	16	
I _{IO}	Output current sunk by FTf pins	22	
	Output current sourced by any I/O and control pin	-16	mA
ΣΙ	Total output current sunk by sum of all IOs and control pins ⁽²⁾	90	
ΣΙ _{ΙΟ(PIN)}	Total output current sourced by sum of all IOs and control pins ⁽²⁾	-90	
	Injected current on FT, FFf, RST and B pins		
I _{INJ(PIN)}	Injected current on TC pin	± 5 ⁽⁴⁾	
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25	

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN}<V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 20* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 20: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values).

Table 22. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 23. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f_{HCLK}	Internal AHB clock frequency	-	0	32		
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz	
f _{PCLK2}	Internal APB2 clock frequency	-	0	32		
		BOR detector disabled	1.65	3.6		
V _{DD}	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V	
		BOR detector disabled, after power on	1.65	3.6		
V_{DDA}	Analog operating voltage (all features)	Must be the same voltage as V _{DD} ⁽¹⁾	1.8	3.6	V	
V _{DDIO2}	Standard operating voltage		1.65	3.6	V	
	Input voltage on FT, FTf and RST pins ⁽²⁾	$2.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	5.5		
	Imput voltage on F1, F11 and R31 pins	1.65 V ≤ V _{DD} ≤ 2.0 V	-0.3	5.2	V	
V_{IN}	Input voltage on BOOT0 pin	-	0	5.5	V	
	Input voltage on TC pin	-	-0.3	V _{DD} +0.3		
		TFBGA64 package	-	327		
		LQFP64 package	-	444		
П	Power dissipation at T _A = 85 °C (range 6)	LQFP48 package	-	363	m1/1/	
P_{D}	Power dissipation at T_A = 85 °C (range 6) or T_A =105 °C (rage 7) (3)	WLCSP36 package	-	318	mW	
		LQFP32 package	-	526		
		UFQFPN32	-	351		
		Maximum power dissipation (range 6)	-40	85		
TA	Temperature range	Maximum power dissipation (range 7)	-40	105		
		Low-power dissipation (range 7) (4)	-40	125	°C	
т.	Junction temperature range (range 6)	$-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}$	-40	105		
TJ	Junction temperature range (range 7)	-40 °C ≤ T _A ≤ 105 °C	-40	125		

^{1.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.



^{2.} To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 22: Thermal characteristics on page 49).

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_J max (see Table 22: Thermal characteristics on page 49).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 23*.

Table 24. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
. (1)	V rice time rate	BOR detector enabled	0	-	8		
	V _{DD} rise time rate	BOR detector disabled	0	-	1000		
t _{VDD} ⁽¹⁾	V fall time rate	BOR detector enabled	20	-	8	Unit μs/V	
	V _{DD} fall time rate	BOR detector disabled	0	-	1000		
т (1)	Poset temperization	V _{DD} rising, BOR enabled	-	2	3.3	mo	
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR disabled ⁽²⁾	0.4	0.7	1.6	ms	
V	Power on/power down reset	Falling edge	1	1.5	1.65		
V _{POR/PDR}	threshold	Rising edge	1.3	1.5	1.65		
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74		
V_{BOR0}	brown-out reset timeshold o	Rising edge	1.69	1.76	1.8		
V	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	V	
V_{BOR1}	Diowii-out reset tillesiloid i	Rising edge	1.96	2.03	2.07		
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35		
V _{BOR2}	Diowii-out leset tillesiloid 2	Rising edge	2.31	2.41	2.44		

Table 24. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Drown out road throshold 2	Falling edge	2.45	2.55	2.6	
V_{BOR3}	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
V	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
V_{BOR4}	Brown-out reset timeshold 4	Rising edge	2.78	2.9	2.95	
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
V_{PVD0}	threshold 0	Rising edge	1.88	1.94	1.99	
\/	PVD threshold 1	Falling edge	1.98	2.04	2.09	
V_{PVD1}	F VD (IIIesiloid I	Rising edge	2.08	2.14	2.18	
\/	PVD threshold 2	Falling edge	2.20	2.24	2.28	V
V_{PVD2}	FVD tillesiloid 2	Rising edge	2.28	2.34	2.38	V
\/	PVD threshold 3	Falling edge	2.39	2.44	2.48	
V_{PVD3}	FVD tillesiloid 3	Rising edge	2.47	2.54	2.58	
V	PVD threshold 4	Falling edge	2.57	2.64	2.69	
V_{PVD4}	F VD (IIIesiloid 4	Rising edge	2.68	2.74	2.79	
\/	PVD threshold 5	Falling edge	2.77	2.83	2.88	
V_{PVD5}	FVD tillesiloid 5	Rising edge	2.87	2.94	2.99	
\/	PVD threshold 6	Falling edge	2.97	3.05	3.09	
V_{PVD6}	PVD tilleshold 6	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
V_{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

6.3.3 Embedded internal reference voltage

The parameters given in *Table 26* are based on characterization results, unless otherwise specified.

Table 25. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 26. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽¹⁾	Internal reference voltage	– 40 °C < T _J < +125 °C	1.202	1.224	1.242	V
I _{REFINT}	Internal reference current consumption	-	-	1.4	2.3	μΑ
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REF} value ⁽²⁾	Including uncertainties due to ADC and V_{DDA}/V_{REF+} values	-	-	±5	mV
т (3)	Tomporature coefficient	-40 °C < T _J < +125 °C	-	20	50	ppm/°C
T _{Coeff} ⁽³⁾	Temperature coefficient	0 °C < T _J < +50 °C	-	-	20	ppiii/ C
A _{Coeff} ⁽³⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V _{DDCoeff} ⁽³⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (3)(4)	ADC sampling time when reading the internal reference voltage	-	5	10	-	μs
T _{ADC_BUF} ⁽³⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} ⁽³⁾	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μΑ
I _{VREF_OUT} (3)	VREF_OUT output current ⁽⁵⁾	-	-	-	1	μA
C _{VREF_OUT} ⁽³⁾	VREF_OUT output load	-	_	-	50	pF
I _{LPBUF} ⁽³⁾	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V _{REFINT_DIV1} (3)	1/4 reference voltage	-	24	25	26	
V _{REFINT_DIV2} ⁽³⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽³⁾	3/4 reference voltage	-	74	75	76	KEFINI

^{1.} Guaranteed by test in production.

^{2.} The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.



- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.
- 5. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23: General operating conditions* unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on fHCLK frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled f_{APB1} = f_{APB2} = f_{APB}
- When PLL is on, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used)
- The HSE user clock applied to OSCI_IN input follows the characteristic specified in Table 40: High-speed external user clock characteristics
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6 \text{ V}$ is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

The parameters given in *Table 47*, *Table 23* and *Table 24* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

57

Table 27. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Co	nditions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			D 0.1/ 1.01/	1 MHz	165	230	
			Range 3, V _{CORE} =1.2 V VOS[1:0]=11	2 MHz	290	360	μΑ
				4 MHz	555	630	
		f _{HSE} = f _{HCLK} up to		4 MHz	0.665	0.74	
		16 MHz included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL on) ⁽²⁾	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	8 MHz	1.3	1.4	
	Cupply			16 MHz	2.6	2.8	mA
I _{DD}	Supply current in				8 MHz	1.55	1.7
(Run from	Run mode, code		Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	16 MHz	3.1	3.4	
Flash)	executed			32 MHz	6.3	6.8	
	from Flash			65 kHz	36.5	110	
		MSI clock	Range 3, V _{CORE} =1.2 V, VOS[1:0]=11	524 kHz	99.5	190	μΑ
				4.2 MHz	620	700	
		USI alaak	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10,	16 MHz	2.6	2.9	m A
			Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	6.25	7	mA

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 28. Current consumption in Run mode vs code type, code with data processing running from Flash

Symbol	Parameter		Conditions		f _{HCLK}	Тур	Unit
				Dhrystone		555	
Cuanh			CoreMark		585		
		Range 3, V _{CORE} =1.2 V,	Fibonacci	4 MHz	440	пΑ	
		VOS[1:0]=11	while(1)		355	μ, ,	
I _{DD} (Run		f _{HSE} = f _{HCLK} up to 16 MHz included,		while(1), prefetch off		353	μA
from Flash)	code executed	f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL on) ⁽¹⁾		Dhrystone		6.3	
riasii)	from Flash	TO MINZ (FLL OII)		CoreMark		6.3	1
			Range 1, VOS[1:0]=01,	Fibonacci	32 MHz	6.55	mA
		V _{CORE} =1.8 V	while(1)	<u> </u>	5.4		
			while(1), prefetch off		5.2		

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

IDD (mA) 3.00 2.50 2.00 1.50 1.00 0.50 VDD (V) 0 1.80E+00 2.00E+00 2.20E+00 2.40E+00 2.60E+00 2.80E+00 3.00E+00 3.20E+00 3.40E+00 3.60E+00 Dhrystone 2.1 - 1 WS - 55°C Dhrystone 2.1- 1 WS - 85°C Dhrystone 2.1- 1 WS – 25°C Dhrystone 2.1- 1 WS - 105°C MSv34792V1

Figure 14. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS

Figure 15. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSI16, 1WS




Table 29. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conc	ditions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	135	170	Unit μΑ mA
			V _{CORE} =1.2 V,	2 MHz	240	270	μΑ
Supply ourrent in		VOS[1:0]=11	4 MHz	450	480		
	f _{HSE} = f _{HCLK} up to 16 MHz, included	Range 2,	4 MHz	0.52	0.6		
	$f_{HSE} = f_{HCLK}/2$ above	V _{CORE} =1.5 ,V,	8 MHz	1	1.2		
	16 MHz (PLL on) ⁽²⁾	VOS[1:0]=10	16 MHz	2	2.3	mΛ	
		Range 1,	8 MHz	1.25	1.4	IIIA	
I _{DD} (Run	Supply current in I _{DD} (Run Run mode, code		V _{CORE} =1.8 V,	16 MHz	2.45	2.8	
from RAM)	executed from RAM, Flash		VOS[1:0]=01	32 MHz	5.1	5.4	
TV-tivi)	switched off		Range 3,	65 kHz	34.5	75	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	83	120	μΑ
			VOS[1:0]=11	4.2 MHz	485	540	
	HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	2.1	2.3	m ^	
		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	5.1	5.6	mA

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 30. Current consumption in Run mode vs code type, code with data processing running from RAM⁽¹⁾

Symbol	Parameter	Conditions			f _{HCLK}	Тур	Unit	
			Dhrystone		450			
		Range 3, V _{CORE} =1.2 V,	CoreMark	4 MHz	575			
	I DD (I call Trail mode, code	f _{HSE} = f _{HCLK} up to 16 MHz, included,	VOS[1:0]=11	Fibonacci	4 1/1111/2	370	μΑ	
I _{DD} (Run from			while(1)		340			
RAM)	executed from RAM, Flash	f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL on) ⁽²⁾		Dhrystone		5.1		
	switched off	` / R	Range 1,	Range 1, V _{CORE} =1.8 V,	CoreMark	32 MHz	6.25	mA
		V _{CORE} -1.6 V, VOS[1:0]=01	Fibonacci	32 IVITIZ	4.4	IIIA		
				while(1)		4.7		

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 31. Current consumption in Sleep mode

Symbol	Parameter	Conc	litions	f _{HCLK}	Тур	Max ⁽¹⁾	Unit
			Range 3,	1 MHz	43.5	90	
			V _{CORE} =1.2 V, VOS[1:0]=11	2 MHz	72	120	
				4 MHz	130	180	
		f _{HSE} = f _{HCLK} up to 16 MHz included,	Range 2,	4 MHz	160	90 120 180 210 370 710 430 860 1900 65 75 210 830 2100 130 170 280 310 420 770 460 950 2400 110 130 270	
		f _{HSE} = f _{HCLK} /2	V _{CORE} =1.5 V,	8 MHz	305	370	
		above 16 MHz (PLL on) ⁽²⁾	VOS[1:0]=10	16 MHz	590	710	
		,	Range 1,	8 MHz	370	430	μA
	Supply current in Sleep		V _{CORE} =1.8 V,	16 MHz	715	860	
	mode, Flash		VOS[1:0]=01	32 MHz	1650	1900	
	off		Range 3,	65 kHz	18	65	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	31.5	75	
			VOS[1:0]=11	4.2 MHz	140	210	
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	665	830	
(Class)		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	
I _{DD} (Sleep)			Range 3,	1 MHz	57.5	130	μΑ
			V _{CORE} =1.2 V,	2 MHz	84	170	
			VOS[1:0]=11	4 MHz	150	280	1
		f _{HSE} = f _{HCLK} up to 16 MHz included,	Range 2,	4 MHz	170	310	
		$f_{HSE} = f_{HCLK}/2$	CORE=1.5 V,	8 MHz	315	420	
		above 16 MHz (PLL on) ⁽²⁾	VOS[1:0]=10	16 MHz	605	770	
		,	Range 1,	8 MHz	380	460	
	Supply current in Sleep		V _{CORE} =1.8 V,	16 MHz	730	950	
	mode, Flash		VOS[1:0]=01	32 MHz	1650	2400	
	on		Range 3,	65 kHz	29.5	110	
		MSI clock	V _{CORE} =1.2 V,	524 kHz	44.5	130	
			VOS[1:0]=11	4.2 MHz	150	270	
		HSI16 clock source	Range 2, V _{CORE} =1.5 V, VOS[1:0]=10	16 MHz	680	950	
		(16 MHz)	Range 1, V _{CORE} =1.8 V, VOS[1:0]=01	32 MHz	1750	2100	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.



^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 32. Current consumption in Low-power Run mode

Symbol	Parameter		Conditions	-	Тур	Max ⁽¹⁾	Unit
				T _A = -40 °C to 25 °C	8.5	10	
			MSI clock, 65 kHz	T _A = 85 °C	11.5	48	
			f _{HCLK} = 32 kHz	T _A = 105 °C	15.5	53	
		All		T _A = 125 °C	27.5	130	
		peripherals off, code		T _A =-40 °C to 25 °C	10	15	
		executed	MSI clock, 65 kHz	T _A = 85 °C	15.5	50	
		from RAM, Flash	f _{HCLK} = 65 kHz	T _A = 105 °C	19.5	54	
		switched off,		T _A = 125 °C	31.5	130	
		V _{DD} from 1.65 V to		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	20	25	
		3.6 V		T _A = 55 °C	23	50	μΑ
			MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = 85 °C	25.5	55	
				T _A = 105 °C	29.5	64	
I _{DD}	current in			T _A = 125 °C	40	140	
(LP Run)	Low-power run mode		MSI clock, 65 kHz f _{HCLK} = 32 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	22	28	
	Tarrinoac	an mode		T _A = 85 °C	26	68	
				T _A = 105 °C	31	75	
				T _A = 125 °C	44	95	
		All peripherals		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	27.5	33	
		off, code	MSI clock, 65 kHz	T _A = 85 °C	31.5	73	
		executed from Flash,	f _{HCLK} = 65 kHz	T _A = 105 °C	36.5	80	1
		V _{DD} from		T _A = 125 °C	49	100	
		1.65 V to 3.6 V		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	39	46	
				T _A = 55 °C	41	80	
			MSI clock, 131 kHz f _{HCLK} = 131 kHz	T _A = 85 °C	44	86	
			TIOEK	T _A = 105 °C	49.5	100	
				T _A = 125 °C	60	120	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.




Figure 16. I_{DD} vs V_{DD} , at T_A = 25/55/ 85/105 °C, Low-power run mode, code running from RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS

Table 33. Current consumption in Low-power Sleep mode

Symbol	Parameter		Conditions		Тур	Max ⁽¹⁾	Unit
			MSI clock, 65 kHz f _{HCLK} = 32 kHz Flash off	T _A = -40 °C to 25 °C	4.7 ⁽²⁾	-	
				T _A = -40 °C to 25 °C	17	23	
			MSI clock, 65 kHz	T _A = 85 °C	19.5	63	
			f _{HCLK} = 32 kHz Flash on	T _A = 105 °C	23	69	
	Supply current in Low-power	ver 1 65 V to 3 6 V		T _A = 125 °C	32.5	90	
			MSI clock, 65 kHz f _{HCLK} = 65 kHz, Flash on	T_A = -40 °C to 25 °C	17	23	
I _{DD} (LP Sleep)				T _A = 85 °C	20	63	μΑ
	sleep mode			T _A = 105 °C	23.5	69	
				T _A = 125 °C	32.5	90	
				$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	19.5	36	
			MSI clock, 131 kHz	T _A = 55 °C	20.5	64	
			f _{HCLK} = 131 kHz,	T _A = 85 °C	22.5	66	
			Flash on	T _A = 105 °C	26	72	
				T _A = 125 °C	35	95	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

^{2.} As the CPU is in Sleep mode, the difference between the current consumption with Flash on and off (nearly 12 μ A) is the same whatever the clock frequency.

Symbol	Parameter Conditions		Тур	Max ⁽¹⁾	Unit
		T _A = -40°C to 25°C	0.41	1	
		T _A = 55°C	0.63	2.1	
I _{DD} (Stop)		T _A = 85°C	1.7	4.5	μΑ
		T _A = 105°C	4	9.6	
		T _A = 125°C	11	24 ⁽²⁾	

Table 34. Typical and maximum current consumptions in Stop mode

- 1. Guaranteed by characterization results, not tested in production, unless otherwise specified.
- 2. Guaranteed by test in production.

Figure 17. I_{DD} vs V_{DD}, at T_A= 25/55/ 85/105 °C, Stop mode with RTC enabled and running on LSE Low drive




Figure 18. I_{DD} vs V_{DD} , at T_A = 25/55/85/105 °C, Stop mode with RTC disabled, all clocks off




Table 35. Typical and maximum current consumptions in Standby mode⁽¹⁾

Symbol	Parameter	Conditions		Тур	Max ⁽²⁾	Unit
			$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	1.7	
			T _A = 55 °C	-	2.9	
		Independent watchdog and LSI enabled	T _A = 85 °C	-	3.3	
			T _A = 105 °C	-	4.1	
I _{DD}	Supply current in Standby		T _A = 125 °C	-	8.5	
(Standby)	mode		T _A = -40 °C to 25 °C	0.29	0.6	μΑ
			T _A = 55 °C	0.32	0.9	
		Independent watchdog and LSI off	T _A = 85 °C	0.5	2.3	
			T _A = 105 °C	0.94	3	
			T _A = 125 °C	2.6	7	

^{1.} TBD stands for "to be defined".

Table 36. Average current consumption during wakeup

Symbol	parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
		HSI/4	0,7	
I _{DD} (WU from Stop)	Supply current during wakeup from Stop mode	MSI 4,2 MHz	0,7	
,		MSI 1,05 MHz	0,4	
		MSI 65 KHz	0,1	mA
I _{DD} (Reset)	Reset pin pulled down	-	0,21	
I _{DD} (Power Up)	BOR on	-	0,23	
I _{DD} (WU from	With Fast wakeup set	MSI 2,1 MHz	0,5	
StandBy)	With Fast wakeup disabled	MSI 2,1 MHz	0,12	

^{2.} Guaranteed by characterization results, not tested in production, unless otherwise specified

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- \bullet all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on

Table 37. Peripheral current consumption in run or Sleep mode⁽¹⁾

		Typical	consumption, V	/ _{DD} = 3.0 V, T _A =	25 °C	
Peripheral		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	WWDG	3	2	2	2	
	SPI2	9	4.5	3.5	4	
	LPUART1	8	6.5	5.5	6	
	I2C1	11	9.5	7.5	9	
	I2C2	4	3.5	3	2.5	
	USART2	14.5	12	9.5	11	
APB1	LPTIM1	10	8.5	6.5	8	μΑ/ΜΗz (f _{HCLK})
	TIM2	10.5	8.5	7	9	('HCLK)
	TIM6	3.5	3	2.5	2	
	CRS	2.5	2	2	2	
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
	USART1	14.5	11.5	9.5	12	
APB2	TIM21	7.5	6	5	5.5	μΑ/ΜΗz (f _{HCLK})
	TIM22	7	6	5	6	('HCLK)
	FIREWALL	1.5	1	1	0.5	
	DBGMCU	1.5	1	1	0.5	
	GPIOA	3.5	3	2.5	2.5	μΑ/MHz (f _{HCLK})
Cortex-	GPIOB	3.5	2.5	2	2.5	
M0+ core	GPIOC	8.5	6.5	5.5	7	
I/O port	GPIOD	1	0.5	0.5	0.5	
	GPIOH	1.5	1	1	0.5]



Table 37. Peripheral current consumption in run or Sleep mode ⁽¹⁾	¹⁾ (continued)
--	---------------------------

Peripheral		Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				
		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10		Low-power sleep and run	Unit
	CRC	1.5	1	1	1	
	FLASH	0(3)	0(3)	0(3)	0(3)	
AHB	DMA1	10	8	6.5	8.5	
AND	RNG	5.5	1	0.5	0.5	μΑ/MHz (f _{HCLK})
	TSC	3	2.5	2	3	('HCLK)
All enabled		279	221.5	219.5	215	
SYSCFG & RI		2.5	2	2	1.5	μΑ/MHz
PWR		2.5	2	2	1	(f _{HCLK})

Data based on differential I_{DD} measurement between all peripherals off an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64kHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

Table 38. Peripheral current consumption in Stop and Standby mode

Peripheral	Stop or Stand	Unit	
renpheral	V _{DD} =1.8 V	V _{DD} =3.0 V	
LSE Low drive ⁽¹⁾	0,1	0,1	
LPTIM1, Input 100 Hz	0,01	0,01	
LPTIM1, Input 1 MHz	6	6	μA
LPUART1	0,2	0,2	
RTC	0,3	0,48	

LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.-

^{2.} HSI oscillator is off for this measure.

^{3.} Current consumption is negligible and close to 0 μA .

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 39. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max ⁽²⁾	Unit
t _{WUSLEEP}	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	TBD	-	
+	Wakeup from Low-power sleep	f _{HCLK} = 262 kHz Flash enabled	TBD	-	
twusleep_lp	mode, f _{HCLK} = 262 kHz	f _{HCLK} = 262 kHz Flash switched off	TBD	-	
		f _{HCLK} = f _{MSI} = 4.2 MHz	TBD	ı	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	TBD	ı	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	TBD	ı	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1 and 2	TBD	TBD	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	TBD	TBD	
	Wakeup from Stop mode, regulator in low-power mode	f _{HCLK} = f _{MSI} = 2.1 MHz	TBD	TBD	116
		f _{HCLK} = f _{MSI} = 1.05 MHz	TBD	TBD	μs
twustop		f _{HCLK} = f _{MSI} = 524 kHz	TBD	TBD	
		f _{HCLK} = f _{MSI} = 262 kHz	TBD	TBD	
		$f_{HCLK} = f_{MSI} = 131 \text{ kHz}$	TBD	TBD	
		f _{HCLK} = MSI = 65 kHz	TBD	TBD	
		f _{HCLK} = f _{HSI} = 16 MHz	TBD	-	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	TBD	TBD -	
	Wakeup from Stop mode,	f _{HCLK} = f _{HSI} = 16 MHz	TBD	TBD	
	regulator in low-power mode,	$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	TBD	TBD	
	code running from RAM	f _{HCLK} = f _{MSI} = 4.2 MHz	TBD	TBD	
turrozpov	Wakeup from Standby mode FWU bit = 1	f _{HCLK} = MSI = 2.1 MHz	TBD	TBD	
t _{WUSTDBY}	Wakeup from Standby mode FWU bit = 0	f _{HCLK} = MSI = 2.1 MHz	TBD	TBD	ms

^{1.} TBD stands for "to be defined".



2. Guaranteed by characterization results, not tested in production, unless otherwise specified

6.3.6 **External clock source characteristics**


High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 19.

Table 40. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock source	CSS is on or PLL is used	1	8	32	MHz
f _{HSE_ext}	frequency	CSS is off, PLL not used	0	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	ı	0.3V _{DD}	٧
$t_{w(HSE)}$ $t_{w(HSE)}$	OSC_IN high or low time		12	-	-	ns
t _{r(HSE)}	OSC_IN rise or fall time	-	-	-	20	115
C _{in(HSE)}	OSC_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45	-	55	%
Ι _L	OSC_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.



Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 23.

Table 41. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
$t_{w(LSE)}$ $t_{w(LSE)}$	OSC32_IN high or low time		465	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
ΙL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production




Figure 20. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 42. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization



time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	1		25	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
G _m	Maximum critical crystal transconductance	Startup	-	-	700	μA /V
t _{SU(HSE)}	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 42. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 21*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 21. HSE oscillator circuit diagram

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 43*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization



^{1.} Guaranteed by design, not tested in production.

Guaranteed by characterization results, not tested in production. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions ⁽²⁾		Тур	Max	Unit
f _{LSE}	LSE oscillator frequency		-	32.768	-	kHz
G _m		LSEDRV[1:0]=00 lower driving capability	-	-	0.5	
	Maximum critical crystal	LSEDRV[1:0]= 01 medium low driving capability	-	-	0.75	uA/V
	transconductance	LSEDRV[1:0] = 10 medium high driving capability	-	-	1.7	μΑνν
		LSEDRV[1:0]=11 higher driving capability	-	-	2.7	
t _{SU(LSE)} (3)	Startup time	V _{DD} is stabilized	-	2	-	S

Table 43. LSE oscillator characteristics⁽¹⁾

- 1. Guaranteed by design, not tested in production.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers"
- Guaranteed by characterization results, not tested in production. t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To increase speed, address a lower-drive quartz with a high-driver mode.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 22. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.7 Internal clock source characteristics

The parameters given in *Table 44* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

High-speed internal 16 MHz (HSI16) RC oscillator

Table 44. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions		Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user-	Trimming code is not a multiple of 16	-	± 0.4	0.7	%
TRIM` '` '	trimmed resolution	Trimming code is a multiple of 16	-	-	± 1.5	%
		V_{DDA} = 3.0 V, T_A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	%
		$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
۸۵۵	Accuracy of the factory-calibrated HSI16 oscillator	V_{DDA} = 3.0 V, T_{A} = -10 to 70 °C	-2	-	2	%
ACC _{HSI16}		V_{DDA} = 3.0 V, T_{A} = -10 to 85 °C	-2.5	-	2	%
		V_{DDA} = 3.0 V, T_{A} = -10 to 105 °C	-4	-	2	%
		V _{DDA} = 1.65 V to 3.6 V T _A = -40 to 105 °C	-4	-	3	%
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-		3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μΑ

^{1.} The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

- 2. Guaranteed by characterization results, not tested in production.
- 3. Guaranteed by test in production.

Figure 23. HSI16 minimum and maximum value versus temperature 4.009 3.00% 2.00% 1.65V min 0,00 3V typ 60 20 40 120 3.6V max 1.65V max ■ 3.6V min 4 00 5.00% -6.00% MSv34791V1

57

Low-speed internal (LSI) RC oscillator

Table 45. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LSI frequency	26	38	56	kHz
D _{LSI} ⁽²⁾	LSI oscillator frequency drift $0^{\circ}C \le T_A \le 85^{\circ}C$	-10	-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} (3)	LSI oscillator power consumption	-	400	510	nA

- 1. Guaranteed by test in production.
- 2. This is a deviation for an individual part, once the initial frequency has been measured.
- 3. Guaranteed by design, not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 46. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
		MSI range 2	262	-	NI IZ
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C	MSI range 3 524 - MSI range 4 1.05 - MSI range 5 2.1 - MSI range 6 4.2 - 1 ±0.5 - - ±3 - MSI range 0 0.75 -			
	TOD COLUMN TA	MSI range 4	1.05	-	
			2.1	-	MHz
		MSI range 6	524 - 1.05 - 2.1 - 4.2 - ±0.5 - 2.1 - 2.1 - 1.1	-	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift $0 \text{ °C} \le T_A \le 85 \text{ °C}$	-	±3	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μΑ
		MSI range 4	4.5	-	1
		MSI range 5	8	-	
		MSI range 6	15	-	

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	30	-	
		MSI range 1	20	-	-
		MSI range 2	15	-	
		MSI range 3	10	-	
t	MSI oscillator startup time	MSI range 4	6	-	116
^t su(MSI)	ividi oscillator startup time	MSI range 5	5	-	μs
		MSI range 6, Voltage range 1 and 2	3.5	- - - - - - - 40 20 10 4 2.5 2	
		MSI range 6, Voltage range 3	5		
		MSI range 0	-		
		MSI range 1	-	20	
		MSI range 2	-	10	[
		MSI range 3	i	20 10 4 2.5 2	
t _{STAB(MSI)} ⁽²⁾	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
STAB(MSI)	INOT OSCINATOF STADINZATION TIME	MSI range 5	i	2	μσ
		MSI range 6, Voltage range 1 and 2	-	- - - - - - - 40 20 10 4 2.5 2 2	
		MSI range 3, Voltage range 3	-	3	
f _{OVER(MSI)}	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
	ivioi oscillator frequency overshoot	Any range to range 6	-	6	IVI⊓Z

Table 46. MSI oscillator characteristics (continued)

6.3.8 PLL characteristics

The parameters given in *Table 47* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 47. PLL characteristics

Symbol	Parameter	Value			Unit
	raiailletei	Min Typ Max ⁽¹⁾	Onit		
	PLL input clock ⁽²⁾	2	-	24	MHz
TPLL_IN	PLL input clock duty cycle	45	-	55	%



^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results, not tested in production.

Value **Symbol Parameter** Unit Max⁽¹⁾ Min Typ PLL output clock 2 32 MHz f_{PLL_OUT} PLL input = 16 MHz 115 160 μs **t**LOCK PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ± 600 ps I_{DDA}(PLL) Current consumption on V_{DDA} 220 450 μΑ I_{DD}(PLL) Current consumption on V_{DD} 120 150

Table 47. PLL characteristics (continued)

6.3.9 Memory characteristics

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified.

RAM memory

Table 48. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

^{1.} Guaranteed by characterization results, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

Flash memory and data EEPROM

Table 49. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.65	-	3.6	V
4	Programming time for	Erasing	-	3.28	3.94	mo
t _{prog}	word or half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	500	700	μΑ
I _{DD}	Maximum current (peak) during the whole programming / erase operation	$T_A = 25 ^{\circ}C, V_{DD} = 3.6 V$	-	1.5	2.5	mA

^{1.} Guaranteed by design, not tested in production.

Table 50. Flash memory and data EEPROM endurance and retention

Symbol	Parameter	Conditions	Value	Unit	
Symbol	rai ailletei	Conditions	Min ⁽¹⁾	Offic	
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	T _A = -40°C to 105 °C	10	kcycles	
	Cycling (erase / write) EEPROM data memory	14 - 40 C to 103 C	100	RCycles	
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RFT} = +85 °C	30		
t _{RET} ⁽²⁾	Data retention (EEPROM data memory) after 100 kcycles at T _A = 85 °C	1 RET - +63 C	30	voore	
'RET'	Data retention (program memory) after 10 kcycles at T _A = 105 °C	T _{RFT} = +105 °C	10	years	
	Data retention (EEPROM data memory) after 100 kcycles at T _A = 105 °C	RET = FIOS C	10		

^{1.} Guaranteed by characterization results, not tested in production.

74/120 DocID025938 Rev 3

^{2.} Characterization is done according to JEDEC JESD22-A117.

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 51*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class $V_{DD} = 3.3 \text{ V, LQFP100, } T_A = +25 \text{ °C,}$ Voltage limits to be applied on any I/O pin to V_{FESD} f_{HCLK} = 32 MHz 2B induce a functional disturbance conforms to IEC 61000-4-2 $V_{DD} = 3.3 \text{ V, LQFP100, } T_A = +25 \text{ °C,}$ Fast transient voltage burst limits to be f_{HCLK} = 32 MHz applied through 100 pF on V_{DD} and V_{SS} V_{EFTB} 4A pins to induce a functional disturbance conforms to IEC 61000-4-4

Table 51. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.



To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. frequency range Monitored 4 MHz 16 MHz 32 MHz **Conditions** Unit Symbol **Parameter** frequency band voltage voltage voltage range 1 range 3 range 2 0.1 to 30 MHz 3 -6 -5 $V_{DD} = 3.3 V$, $T_A = 25 \, ^{\circ}C$ 30 to 130 MHz 18 4 -7 dBµV $\mathsf{S}_{\mathsf{EMI}}$ Peak level LQFP100 package 130 MHz to 1GHz 15 5 -7 compliant with IEC 61967-2 SAE EMI Level 2.5 2 1

Table 52. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

Table 53. ESD absolute maximum ratings

76/120 DocID025938 Rev 3

^{1.} Guaranteed by characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 54. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5~\mu\text{A}/+0~\mu\text{A}$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the Table 55.

Table 55. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I _{INJ}	Injected current on all FT pins	-5 ⁽¹⁾	NA	mA
	Injected current on any other pin	-5 ⁽¹⁾	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Table 56. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage	TC, FT, FTf, RST I/Os	-	-	0.3V _{DD}	
		BOOT0 pin	-	-	0.14V _{DD} ⁽¹⁾	
V _{IH}	Input high level voltage	All I/Os	0.7 V _{DD}	-	-	V
V	I/O Schmitt trigger voltage hysteresis	Standard I/Os	-	10% V _{DD} ⁽³⁾	-	
V _{hys}	(2)	BOOT0 pin	-	0.01	-	
		$V_{SS} \le V_{IN} \le V_{DD}$ I/Os with analog switches	-	-	±50	
		$V_{SS} \le V_{IN} \le V_{DD}$ Standard I/Os	-	-	±50	
l _{ii}	Input leakage current (4)	FT I/O $V_{DD} \le V_{IN} \le 5 V$	-	-	±10	р А
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	45	60	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Guaranteed by characterization, not tested in production

577

^{2.} Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.

^{3.} With a minimum of 200 mV. Guaranteed by characterization results, not tested in production.

^{4.} The max. value may be exceeded if negative current is injected on adjacent pins.

^{5.} Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).





Figure 24. V_{IH}/V_{IL} versus VDD (CMOS I/Os)

Figure 25. V_{IH}/V_{IL} versus VDD (TTL I/Os)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 57*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 21*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 21*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*. All I/Os are CMOS and TTL compliant.

Table 57. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ , I _{IO} = +8 mA	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	$\begin{array}{c} \text{TTL port}^{(2)}, \\ \text{I}_{\text{IO}} = + \ 8 \ \text{mA} \\ 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq \ 3.6 \ \text{V} \end{array}$	-	0.4	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = -6 \text{ mA}$ $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -15 mA 2.7 V \leq V _{DD} \leq 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +4 mA 1.65 V \leq V _{DD} < 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	I_{IO} = -4 mA 1.65 V \leq V _{DD} \leq 3.6 V	V _{DD} -0.45	-	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	Output low level voltage for an FTf	$I_{IO} = 20 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	-	0.4	
VOLFM+ ` ^ ^	I/O pin in Fm+ mode	I_{IO} = 10 mA 1.65 V \leq V _{DD} \leq 3.6 V	-	0.4	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 21*.
The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

577

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 21. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

^{4.} Guaranteed by characterization results, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 58*, respectively.

Unless otherwise specified, the parameters given in *Table 58* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Table 58. I/O AC characteristics⁽¹⁾ (2)

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽³⁾	Unit	
	f	Maximum frequency ⁽⁴⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz	
00	f _{max(IO)} out	waximum nequency.	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	100	NI IZ	
00	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	125	ns	
	t _{r(IO)out}	Output fise and fair time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	320	113	
	f (10)	Maximum frequency ⁽⁴⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	2	MHz	
01	f _{max(IO)} out	waximum requericy	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	0.6	1011 12	
01	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	30	ns	
	t _{r(IO)out}	Output fise and fair time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	65	113	
	F _{max(IO)out}	Maximum frequency ⁽⁴⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	10	MHz	
10	· max(IO)out	waximam requericy	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	2	2	
10	t _{f(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	13	- ns	
	t _{r(IO)out}	Output fise and fair time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	28		
	F Movimu	Maximum frequency ⁽⁴⁾	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	35	- MHz	
11	F _{max(IO)out}	Waximan requerity	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$	-	10	1411 12	
,,,	t _{f(IO)out}	Output rise and fall time	$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	6	ns	
	t _{r(IO)out}	Output fise and fair time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		17	115	
Fm+	f _{max(IO)out}	Maximum frequency ⁽⁴⁾		-	TBD	MHz	
configuration (5)	t _{f(IO)out}	Output fall time	CL = 50 pF	-	TBD		
(0)	t _{r(IO)out}	Output rise time		-	TBD		
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	-	ns	

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port configuration register.



^{2.} TBD stands for "to be defined".

^{3.} Guaranteed by design. Not tested in production.

^{4.} The maximum frequency is defined in Figure 26.

^{5.} When Fm+ configuration is set, the I/O speed control is bypassed. Refer to the line reference manual for a detailed description of Fm+ I/O configuration.




Figure 26. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 59*).

Unless otherwise specified, the parameters given in *Table 59* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 23*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽²⁾	NRST input low level voltage	-	V_{SS}	-	0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	1.4	-	V_{DD}	
V _{OL(NRST)} ⁽¹⁾	NRST output low level	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	1	0.4	٧
VOL(NRST)	voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	ı	1	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽³⁾	ı	mV
R _{PU}	Weak pull-up equivalent resistor ⁽⁴⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	TBD	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	TBD	-	-	ns

Table 59. NRST pin characteristics⁽¹⁾

- 1. TBD stands for "to be defined".
- 2. Guaranteed by design, not tested in production.
- 3. 200 mV minimum value
- 4. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

577

82/120 DocID025938 Rev 3




Figure 27. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 59*. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 60* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 23: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 60. ADC characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage for ADC on		1.65	-	3.6	V
	Current consumption of the	1.14 Msps	-	200	-	
	ADC on V _{DDA} and V _{REF+}	10 ksps	-	40	-	
IDDA (ADC)	Current consumption of the	1.14 Msps	-	70	-	μA
	ADC on V _{DD} ⁽²⁾	10 ksps	-	1	-	
	ADC clock frequency	Voltage scaling Range 1	0.14	-	16	MHz
f _{ADC}		Voltage scaling Range 2	0.14	-	8	
		Voltage scaling Range 3	0.14	-	4	
f _S ⁽³⁾	Sampling rate		0.05	-	1.14	MHz
f _{TRIG} (3)	External trigger frequency	f _{ADC} = 16 MHz	-	-	941	kHz
'TRIG`	External trigger frequency		-	-	17	1/f _{ADC}
V_{AIN}	Conversion voltage range		0	-	V_{DDA}	V
R _{AIN} ⁽³⁾	External input impedance	See Equation 1 and Table 61 for details	-	-	50	kΩ
R _{ADC} ⁽³⁾	Sampling switch resistance		-	-	1	kΩ
C _{ADC} ⁽³⁾	Internal sample and hold capacitor		-	-	8	pF

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{CAL} ⁽³⁾	Calibration time	f _{ADC} = 16 MHz		5.2		μs
CAL`	Calibration time			83		1/f _{ADC}
	ADC_DR register write latency	ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	ı	1.5 ADC cycles + 3 f _{PCLK} cycles	1
W _{LATENCY}		ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle
		$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266			μs
		$f_{ADC} = f_{PCLK}/2$	8.5	1/f _{PCLK}		
t _{latr} (3)	Trigger conversion latency	$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	1Hz 0.516		0.516	
		f _{ADC} = f _{PCLK} /4	16.5			1/f _{PCLK}
		f _{ADC} = f _{HSI16} = 16 MHz	TBD	-	TBD	μs
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}
t _S ⁽³⁾	Sampling time	f _{ADC} = 16 MHz	0.093	-	15	μs
is. /	Sampling time		1.5	-	239.5	1/f _{ADC}
t _{STAB} (3)	Power-up time		0	0	1	μs
	Total conversion time	f _{ADC} = 16 MHz	1		15.75	μs
t _{ConV} ⁽³⁾	Total conversion time (including sampling time)		14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

Table 60. ADC characteristics⁽¹⁾ (continued)

3. Guaranteed by design, not tested in production.

$$\begin{aligned} & \text{Equation 1: } R_{\text{AIN}} \underset{T_{S}}{\text{max formula}} \\ & R_{\text{AIN}} < \frac{T_{S}}{f_{\text{ADC}} \times C_{\text{ADC}} \times \text{In}(2^{N+2})} - R_{\text{ADC}} \end{aligned}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

^{1.} TBD stands for "to be defined".

^{2.} A current consumption proportional to the APB clock frequency has to be added (see *Table 37: Peripheral current consumption in run or Sleep mode*).

 R_{AIN} max $(k\Omega)^{(1)}$ T_s (cycles) t_S (µs) 1.5 0.11 0.4 7.5 0.54 5.9 13.5 0.96 11.4 28.5 2.04 25.2 41.5 2.96 37.2 55.5 3.96 50 71.5 5.11 NA 239.5 17.1 NA

Table 61. R_{AIN} max for $f_{ADC} = 14$ MHz

Table 62. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Тур	Max	Unit
ET	Total unadjusted error	-	2	4	
EO	Offset error	-	1	2.5	
EG	Gain error	-	1	2	LSB
EL	Integral linearity error	-	1.5	2.5	
ED	Differential linearity error	-	1	1.5	
ENOB	Effective number of bits	10.2	11	-	bits
SINAD	Signal-to-noise distortion	63	69	-	
SNR	Signal-to-noise ratio	63	69	-	dB
THD	Total harmonic distortion		-85	-73	

^{1.} ADC DC accuracy values are measured after internal calibration.

^{1.} Guaranteed by design, not tested in production.

ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.12 does not affect the ADC accuracy.

^{3.} Better performance may be achieved in restricted V_{DDA} , frequency and temperature ranges.





Figure 28. ADC accuracy characteristics





- Refer to Table 60: ADC characteristics for the values of RAIN, RADC and CADC.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.



General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 30 or Figure 31, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

Figure 30. Power supply and reference decoupling (V_{REF+} not connected to V_{DDA})





Figure 31. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})



6.3.16 Temperature sensor characteristics

Table 63. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3 V	0x1FF8 007A - 0x1FF8 007B
TS_CAL2	TS ADC raw data acquired at temperature of 130 °C V _{DDA} = 3 V	0x1FF8 007E - 0x1FF8 007F

Table 64. Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	1.48	1.61	1.75	mV/°C
V ₁₃₀	Voltage at 130°C ±5°C ⁽²⁾	640	670	700	mV
I _{DDA(TEMP)} ⁽³⁾	Current consumption	-	3.4	6	μΑ
t _{START} (3)	Startup time	-	-	10	
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature	10	-	-	μs

- 1. Guaranteed by characterization results, not tested in production.
- 2. Measured at V_{DD} = 3 V ±10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.
- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

6.3.17 Comparators

Table 65. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
V_{DDA}	Analog supply voltage	-	1.65		3.6	V	
R _{400K}	R _{400K} value	1	-	400	1	kΩ	
R _{10K}	R _{10K} value	1	-	10	1	K22	
V _{IN}	Comparator 1 input voltage range	-	0.6	-	V_{DDA}	V	
t _{START}	Comparator startup time	-	-	7	10	110	
td	Propagation delay ⁽²⁾	-	-	3	10	μs	
Voffset	Comparator offset	-	-	±3	±10	mV	

88/120 DocID025938 Rev 3

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit		
d _{Voffset} /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 \text{ °C}$	0	1.5	10	mV/1000 h		
I _{COMP1}	Current consumption ⁽³⁾	-	-	160	260	nA		

Table 65. Comparator 1 characteristics (continued)

- 1. Guaranteed by characterization, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 66. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage	-	1.65	-	3.6	V
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	V
t	Comparator startup time	Fast mode	-	15	20	
t _{START}	Comparator startup time	Slow mode	-	20	25	
4	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤ V _{DDA} ≤ 2.7 V	-	1.8	3.5	
^t d slow	Propagation delay. All Slow mode	$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	-	2.5	6	μs
	Propagation delay ⁽²⁾ in fast mode	$1.65 \text{ V} \le \text{V}_{DDA} \le 2.7 \text{ V}$	-	0.8	2	
t _{d fast}	Propagation delay 7 in last mode	$2.7 \text{ V} \le \text{V}_{DDA} \le 3.6 \text{ V}$	-	1.2	4	
V _{offset}	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$V_{DDA} = 3.3V$ $T_A = 0$ to 50 °C $V_{-} = V_{REFINT}$, $3/4 \ V_{REFINT}$, $1/2 \ V_{REFINT}$, $1/4 \ V_{REFINT}$.	-	15	30	ppm /°C
	Current consumption ⁽³⁾	Fast mode	-	3.5	5	
I _{COMP2}	Current consumption(**)	Slow mode	-	0.5	2	μA

- 1. Guaranteed by characterization results, not tested in production.
- The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

6.3.18 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 67* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).



Table 67. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time		1	-	t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock		0	f _{TIMxCLK} /2	MHz
f _{EXT}	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-		16	bit
	16-bit counter clock	-	1	65536	t _{TIMxCLK}
t _{COUNTER}	period when internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	Maximum possible count	f _{TIMxCLK} = 32 MHz	-	134.2	s

^{1.} TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.

6.3.19 Communications interfaces

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement (refer to Section 6.3.13: I/O port characteristics for the I2C I/Os characteristics).

All I²C SDA and SCL I/Os embed an analog filter (see *Table 68* for the analog filter characteristics).

Table 68. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by design, not tested in production.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 23*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 69. SPI characteristics in voltage Range 1 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver		_	16	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.71 <v<sub>DD<3.6V</v<sub>	-	-	12 ⁽²⁾	MHz
		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>	-	-	16 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input actus time	Master mode	8.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	8.5	-	-	
t _{h(MI)}	Data input hold time	Master mode	6	-	-	
t _{h(SI)}	Data input hold time	Slave mode	1	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
+		Slave mode 1.71 <v<sub>DD<3.6V</v<sub>	-	29	41	
t _{v(SO)}	Data output valid time	Slave mode 2.7 <v<sub>DD<3.6V</v<sub>	-	22	28	
t _{v(MO)}		Master mode	-	10	17	
t _{h(SO)}	Data output hold time	Slave mode	9	-	-	
t _{h(MO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

92/120 DocID025938 Rev 3

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 70. SPI characteristics in voltage Range 2 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode Transmitter 1.65 <v<sub>DD<3.6V</v<sub>	-	-	8	MHz
····C(SCK)		Slave mode Transmitter 2.7 <v<sub>DD<3.6V</v<sub>			8 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{su(MI)}	Data input actual times	Master mode	12	-	-	
t _{su(SI)}	Data input setup time	Slave mode	11	-	-	
t _{h(MI)}	Data input hold time	Master mode	6.5	-	-	
t _{h(SI)}	Data input noid time	Slave mode	2	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	40	55	
(,		Master mode	-	16	26	
t _{v(MO)}	Date autout hald tire-	Slave mode	12	-	-	
t _{h(SO)}	Data output hold time	Master mode	4	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while $Duty_{(SCK)} = 50\%$.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode		- 7 P	2	0
f _{SCK}	SPI clock frequency		-	-		MHz
1/t _{c(SCK)}		Slave mode			2 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4*Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2*Tpclk	-	-	
t _{w(SCKH)}	SCK high and low time	Master mode	Tpclk-2	Tpclk	Tpclk+2	
t _{w(SCKL)}	SORTINGIT and low time	Master mode	T POIN-2	TPCIK	TPCIKTZ	
t _{su(MI)}	Data input setup time	Master mode	28.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	22	-	-	
t _{h(MI)}	Data input hold time	Master mode	7	-	-	
t _{h(SI)}	Data input noid time	Slave mode	5	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t.cox	Data output valid time	Slave mode	-	53	86	
t _{v(SO)}	Data carpat valid time	Master mode	-	30	54	
t _{v(MO)}	Data autout hald time	Slave mode	18	-	-	
4	Data output hold time	Master made	0			1

Table 71. SPI characteristics in voltage Range 3 (1)

The maximum SPI clock frequency in slave transmitter mode is determined by the sum of t_{v(SO)} and t_{su(MI)} which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t_{su(MI)} = 0 while Duty_(SCK) = 50%.




Figure 32. SPI timing diagram - slave mode and CPHA = 0

Master mode

8

577

 $t_{h(SO)}$

^{1.} Guaranteed by characterization results, not tested in production.




Figure 33. SPI timing diagram - slave mode and CPHA = $1^{(1)}$

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 34. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

I2S characteristics

Table 72. I2S characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f	ICC aloak fraguanay	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVI□∠
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	15	
t _{h(WS)}	WS hold time	Master mode	11	-	
t _{su(WS)}	WS setup time	Slave mode	6	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	18	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	16	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	11	-	113
t _{h(SD_SR)}	Data input noid time	Slave receiver	0	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	77	
t _{v(SD_MT)}	Data Output valid tillle	Master transmitter (after enable edge)		26	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	8	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	3	-	

^{1.} Guaranteed by characterization results, not tested in production.

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs), f_{MCK} , f_{CK} and D_{CK} values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.



^{2. 256}xFs maximum value is equal to the maximum clock frequency.




Figure 35. I²S slave timing diagram (Philips protocol)⁽¹⁾

- 1. Measurement points are done at CMOS levels: $0.3 \times V_{DD}$ and $0.7 \times V_{DD}$.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 36. I²S master timing diagram (Philips protocol)⁽¹⁾

- 1. Guaranteed by characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Package characteristics 7

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at http://www.st.com. ECOPACK® is an ST trademark.

7.1.1 LQFP64 10 x 10 mm low profile quad flat package




Figure 37. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.



Table 73. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	11.800	12.000	12.200	0.4646	0.4724	0.4803
D1	9.800	10.000	10.200	0.3858	0.3937	0.4016
D3	-	7.500	-	-	0.2953	-
Е	11.800	12.000	12.200	0.4646	0.4724	0.4803
E1	9.800	10.000	10.200	0.3858	0.3937	0.4016
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031
K	0.0	3.5	7.0	0.0	3.5	7.0

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 38. LQFP64 recommended footprint 0.3 12.7 10.3 -10.3 12.7 -

1. Dimensions are expressed in millimeters

Device marking

Engineering sample marking Additional information field including revision code

ES

Date code = Year + week

Figure 39. LQFP64 marking (package top view)

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



MS34771V1

7.1.2 LQFP48 7 x 7 mm low profile quad flat package




Figure 40. LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 74. LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.






Figure 41. LQFP48 recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

Engineering sample marking⁽¹⁾

ES

Date code = Year + week

Year Week

Additional information field including revision code

MSv33796V2

Figure 42. LQFP48 marking (package top view)

1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.

WLCSP36 0.4 mm pitch wafer-level chip scale package 7.1.3

A1 ball location 000|000 Detail A e2 000000 Bump side Side view Bump orientation □ eee Z reference __aaa 4x Øb (36 balls Seating plane Wafer back side Detail A (rotated 90°)

Figure 43. WLCSP36 0.4 mm pitch wafer-level chip scale package outline

1. Drawing is not to scale.

Table 75. WLCSP36 0.4 mm pitch wafer-level chip scale package mechanical data

moonamour data							
Symbol	millimeters			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230	
A1	-	0.175	-	-	0.0069	-	
A2	-	0.380	-	-	0.0150	-	
A3 ⁽²⁾	-	0.025	-	-	0.0010	-	
b	0.220	0.250	0.280	0.0087	0.0098	0.0110	
D	2.561	2.596	2.631	0.1008	0.1022	0.1036	
E	2.833	2.868	2.903	0.1115	0.1129	0.1143	
е	-	0.400	-	-	0.0157	-	
e1	-	2.000	-	-	0.0787	-	
e2	-	2.000	-	-	0.0787	-	
F	-	0.298	-	-	0.0117	-	

A01Y_ME_V1

Table 75. WLCSP36 0.4 mm pitch wafer-level chip scale package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
G	-	0.434	-	-	0.0171	-
aaa	-	0.100	-	-	0.0039	-
bbb	-	0.100	-	-	0.0039	-
ccc	-	0.100	-	-	0.0039	-
ddd	-	0.050	-	-	0.0020	-
eee	-	0.050	-	-	0.0020	-

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

^{2.} Back side coating

7.1.4 LQFP32 7 x 7 mm low profile quad flat package




Figure 44. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 76. LQFP32, 7 x 7 mm, 32-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.100	-	-	0.0039
Α	-	-	1.600	-	-	0.0630

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.


9.70 5V_FP_V2

Figure 45. LQFP32 recommended footprint

1. Dimensions are expressed in millimeters.

Device marking

Figure 46. LQFP32 marking (package top view)



1. Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to customer for electrical compatibility evaluation and may be used to start customer qualification where specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production. Only if ST has authorized in writing the customer qualification Engineering Samples can be used for reliability qualification trials.



7.1.5 UFQFPN32 5 x 5 mm package

A PIN 1 IDENTIFIER LASER MARKING AREA В // 0.100 C (4X) <u>DETAIL Y</u> C0.300x45* ⊕ 0.10000 CAB **♦** 0.100**(a**) C A B = 3.500±0.100 32 -R0.115 TYP. 뼕 <u>DETAIL Z</u> 3.500±0.100 ± EXPOSED PAD AREA A0B8_ME_V2

Figure 47. UFQFPN32, 5 x 5 mm, 32-pin package outline

1. Drawing is not to scale.

Table 77. UFQFPN32, 5 x 5 mm, 32-pin package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
А	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
A3	-	0.200	-	-	0.0079	-
b	0.180	0.250	0.300	0.0071	0.0098	0.0118
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D2	3.200	3.450	3.700	0.1260	0.1358	0.1457
Е	4.900	5.000	5.100	0.1929	0.1969	0.2008
E2	3.200	3.450	3.700	0.1260	0.1358	0.1457
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 48. UFQFPN32 recommended footprint

5.30

3.80

3.80


3.80

A0B8_FP_V2

1. Dimensions are expressed in millimeters.

Device marking


Figure 49. UFQFPN32 marking (package top view)



Samples marked "E" are to be considered as "Engineering Samples": i.e. they are intended to be sent to
customer for electrical compatibility evaluation and may be used to start customer qualification where
specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production.
Only if ST has authorized in writing the customer qualification Engineering Samples can be used for
reliability qualification trials.

7.1.6 TFBGA64 5 x 5 mm thin profile fine pitch ball grid array package

Figure 50. TFBGA64, 5 x 5 mm, 64-bump thin profile fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 78. TFBGA64, 5 x 5 mm, 64-bump thin profile fine pitch ball grid array package mechanical data

Cymbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.200	-	-	0.0472
A1	0.150	-	-	0.0059	-	-
A2	-	0.200	-	-	0.0079	-
A4	-	-	0.600	-	-	0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	-	3.500	-	-	0.1378	-
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	-	3.500	-	-	0.1378	-
е	-	0.500	-	-	0.0197	-
F	-	0.750	-	-	0.0295	-
ddd	-	-	0.080	-	-	0.0031

47/


Table 78. TFBGA64, 5 x 5 mm, 64-bump thin profile fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Device marking

Figure 51. TFBGA64 marking (package top view)



Samples marked "ES" are to be considered as "Engineering Samples": i.e. they are intended to be sent to
customer for electrical compatibility evaluation and may be used to start customer qualification where
specifically authorized by ST in writing. In no event ST will be liable for any customer usage in production.
Only if ST has authorized in writing the customer qualification Engineering Samples can be used for
reliability qualification trials.

7.2 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient TFBGA64 - 5 x 5 mm / 0.5 mm pitch	61	
	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	
Θ_{JA}	Thermal resistance junction-ambient WLCSP36 - 0.4 mm pitch	63	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	C/VV
	Thermal resistance junction-ambient LQFP32 - 7 x 7 mm / 0.8 mm pitch	57	
	Thermal resistance junction-ambient UFQFPN32 - 5 x 5 mm / 0.5 mm pitch	38	

Table 79. Thermal characteristics




Figure 52. Thermal resistance


1. The above curves are valid for range 6. For range 7, the curves are shifted by 20 $^{\circ}$ C to the right.

7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

Ordering information 8

Table 80. STM32L051x6/8 ordering information scheme



TR = tape and reel

No character = tray or tube

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

DocID025938 Rev 3 116/120

9 Revision history

Table 81. Document revision history

Date	Revision	Changes
13-Feb-2014	1	Initial release.

Table 81. Document revision history

Date	Revision	Changes
29-Apr-2014	2	Added WLCSP36 package. Updated Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby). Added Section 3.2: Interconnect matrix. Updated Figure 4: STM32L051x6/8 TFBGA64 ballout - 5x 5 mm Replaced TTa I/O structure by TC, updated PA0/4/5, PC5/14, BOOTO and NRST I/O structure in Table 15: STM32L051x6/8 pin definitions. Updated Table 23: General operating conditions, Table 20: Voltage characteristics and Table 21: Current characteristics. Modified conditions in Table 26: Embedded internal reference voltage. Updated Table 27: Current consumption in Run mode, code with data processing running from RAM, Table 29: Current consumption in Run mode, code with data processing running from RAM, Table 31: Current consumption in Sleep mode, Table 32: Current consumption in Low-power Run mode, Table 33: Current consumption in Low-power Run mode, Table 33: Current consumption in Low-power Run mode, Table 35: Typical and maximum current consumptions in Standby mode. Added Figure 14: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS, Figure 15: IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from Flash memory, Range 2, HSE, 1WS, Figure 15: IDD vs VDD, at TA= 25/55/85/105 °C, Stop mode with RTC enabled and running on LSE Low drive and Figure 18: IDD vs VDD, at TA= 25/55/85/105 °C, Stop mode with RTC disabled, all clocks off. Updated Table 42: HSE oscillator characteristics and Table 43: LSE oscillator characteristics. Added Figure 23: VIH/VIL versus VDD (CMOS I/Os) and Figure 25: VIH/VIL versus V



Table 81. Document revision history

Date	Revision	Changes
25-Jun-2014	3	Cover page: changed LQFP32 size, updated core speed. updated core speed, added minimum supply voltage for ADC and comparators. ADC now guaranteed down to 1.65 V. Updated list of applications in Section 1: Introduction. Changed number of I2S interfaces to one in Section 2: Description. Updated Table 2: Ultra-low-power STM32L051x6/x8 device features and peripheral counts. Updated Table 3: Functionalities depending on the operating power supply range. Updated RTC/TIM21 in Table 6: STM32L0xx peripherals interconnect matrix. Added note related to UFQFPN32 and note related to WLCSP36 in Table 15: STM32L051x6/8 pin definitions. Split LQFP32/UFQFPN32 pinout schematics into two distinct figures: Figure 7 and Figure 8. Updated V _{DDA} in Table 23: General operating conditions. Split Table Current consumption in Run mode, code with data processing running from Flash into Table 27 and Table 28 and content updated. Split Table Current consumption in Run mode, code with data processing running from RAM into Table 29 and Table 30 and content updated. Updated Table 31: Current consumption in Sleep mode, Table 32: Current consumption in Low-power Run mode, Table 33: Current consumptions in Standby mode, Table 34: Typical and maximum current consumptions in Standby mode, Table 35: Typical and maximum current consumptions in Standby mode, and added Table 36: Average current consumption during wakeup. Updated Table 37: Peripheral current consumption in Instop and Standby mode. Updated Table 37: Peripheral current consumption in Stop and Standby mode. Updated Table 49: Flash memory and data EEPROM characteristics and Table 50: Flash memory and data EEPROM endurance and retention. Updated Table 58: I/O AC characteristics. Updated Table 60: ADC characteristics. Updated Figure 52: Thermal resistance and added note 1.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

120/120 DocID025938 Rev 3

