数季电路与逻辑设计


Digital circuit and logic design

● 第五章 同步时序逻辑电路

主讲教师赵贻竹









0110序列检测器 (Mealy型)


由于011序列检测器和0110序列检测器 的序列的前面都是011,因此,在做原始状 态图时,前面的过程也是相同的。



0



0110序列检测器 (Mealy型)



可重叠的0110

A: 初始状态


B: 来了0

C: 来了01






0110序列检测器 (Mealy型)



可重叠的0110




不可重叠的0110






0110序列检测器 (Mealy型)



可重叠的0110




不可重叠的0110






0110序列检测器 (Mealy型)



可重叠的0110




不可重叠的0110






思考:如果是0110序列检测器(Moore型)?



可重叠的0110




不可重叠的0110






思考:如果是0110序列检测器(Moore型)?



可重叠的0110




不可重叠的0110





数字逻辑电路的特点









设计一个代码检测器,用于检测串行输入的8421码。

- 其输入的顺序是先低位后高位
- 当出现非法数字(即输入1010,1011,1100, 1101,1110,1111)时,电路的输出为1
- 试作出该时序电路的Mealy模型状态图和状态表












现态	次态/输出			加太	次态/输出	
	X=0	X=1		现态	X=0	X=1
А	B/0	C/0		I	A/0	A/1
В	D/0	E/0		J	A/0	A/1
C/	F/0	G/0		K	A/0	A/1
D	H/0	I/0		L	A/0	A/0
E	J/0	K/0	=	М	A/0	A/1
F	L/0	M/0		N	A/0	A/1
G	N/0	P/0		Р	A/0	A/1
Н	A/0	A/0				_,\











Moore型代码检测器








如果先输入高位,再输入低位如何做Mealy状态图?







如果先输入高位,再输入低位如何做Mealy状态图?





数季电路与逻辑设计

Digital circuit and logic design

● 谢谢,祝学习快乐!

主讲教师赵贻竹

